| Zakładka z wyszukiwarką danych komponentów |
|
MPC8560CPXAPDB Arkusz danych(PDF) 54 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8560CPXAPDB Arkusz danych(HTML) 54 Page - Freescale Semiconductor, Inc |
|
54 / 108 page ![]() MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1 54 Freescale Semiconductor I2C 11 I2C This section describes the DC and AC electrical characteristics for the I2C interface of the MPC8560. 11.1 I2C DC Electrical Characteristics Table 39 provides the DC electrical characteristics for the I2C interface of the MPC8560. 11.2 I2C AC Electrical Specifications Table 40 provides the AC timing parameters for the I2C interface of the MPC8560. Table 39. I2C DC Electrical Characteristics At recommended operating conditions with OVDD of 3.3 V ± 5%. Parameter Symbol Min Max Unit Notes Input high voltage level VIH 0.7 × OVDD OVDD+ 0.3 V Input low voltage level VIL –0.3 0.3 × OVDD V Low level output voltage VOL 0 0.2 × OVDD V 1 Pulse width of spikes which must be suppressed by the input filter tI2KHKL 0 50 ns 2 Input current each I/O pin (input voltage is between 0.1 × OVDD and 0.9 × OVDD(max) II –10 10 µA 3 Capacitance for each I/O pin CI — 10 pF Notes: 1.Output voltage (open drain or open collector) condition = 3 mA sink current. 2.Refer to the MPC8560 PowerQUICC III Integrated Communications Processor Preliminary Reference Manual for information on the digital filter used. 3.I/O pins will obstruct the SDA and SCL lines if OVDD is switched off. Table 40. I2C AC Electrical Specifications All values refer to VIH (min) and VIL (max) levels (see Table 39). Parameter Symbol 1 Min Max Unit SCL clock frequency fI2C 0 400 kHz Low period of the SCL clock tI2CL 6 1.3 — µs High period of the SCL clock tI2CH 6 0.6 — µs Setup time for a repeated START condition tI2SVKH 6 0.6 — µs Hold time (repeated) START condition (after this period, the first clock pulse is generated) tI2SXKL 6 0.6 — µs Data setup time tI2DVKH 6 100 — ns Data hold time: CBUS compatible masters I2C bus devices tI2DXKL — 0 2 — 0.9 3 µs Set-up time for STOP condition tI2PVKH 0.6 — µs |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |