Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LP87702 Arkusz danych(PDF) 20 Page - Texas Instruments

Click here to check the latest version.
Numer części LP87702
Szczegółowy opis  LP87702-Q1 Dual Buck Converter and 5-V Boost With Diagnostic Functions
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

LP87702 Arkusz danych(HTML) 20 Page - Texas Instruments

Back Button LP87702 Datasheet HTML 16Page - Texas Instruments LP87702 Datasheet HTML 17Page - Texas Instruments LP87702 Datasheet HTML 18Page - Texas Instruments LP87702 Datasheet HTML 19Page - Texas Instruments LP87702 Datasheet HTML 20Page - Texas Instruments LP87702 Datasheet HTML 21Page - Texas Instruments LP87702 Datasheet HTML 22Page - Texas Instruments LP87702 Datasheet HTML 23Page - Texas Instruments LP87702 Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 99 page
background image
Frequency
Where a fixed frequency converter exhibits large amounts of spectral energy at the switching frequency, the spread spectrum
architecture of the LP87702-Q1 spreads that energy over a large bandwidth.
Figure 8-2. Spread Spectrum Modulation
8.3.4 Sync Clock Functionality
The LP87702-Q1 device contains a CLKIN input to synchronize buck and boost converters' switching clock with
the external clock. Figure 8-3 shows the block diagram of the clocking and PLL module. Table 8-2 shows how
the external clock is selected and interrupt is generated depending on the EN_PLL bit in PLL_CTRL register
and the external clock availability. The interrupt can be masked with SYNC_CLK_MASK bit in TOP_MASK_1
register. The nominal frequency of the external input clock is set by EXT_CLK_FREQ[4:0] bits in PLL_CTRL
register and it can be from 1 MHz to 24 MHz with 1-MHz steps. The external clock must be inside accuracy limits
(–30%/+10%) for valid clock detection.
The SYNC_CLK_INT interrupt in INT_TOP_1 register is also generated in cases the external clock is expected
but it is not available. These cases are Startup (Read OTP-to-standby transition) when EN_PLL = 1 and buck or
boost converter is enabled (standby-to-active transition) when EN_PLL = 1.
24 MHz
RC
Oscillator
CLKIN
Divider
´(;7
_CLK
_)5(4´
PLL
Divider
24
CLKIN
Detector
Clock Select
Logic
Internal
24 MHz
clock
1 MHz
1 MHz
´(1
_3//´
24 MHz
Figure 8-3. Clock and PLL Module
LP87702-Q1
SNVSAL1C – DECEMBER 2017 – REVISED JUNE 2021
www.ti.com
20
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LP87702-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com