| Zakładka z wyszukiwarką danych komponentów |
|
56F803 Arkusz danych(PDF) 42 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F803 Arkusz danych(HTML) 42 Page - Freescale Semiconductor, Inc |
|
42 / 57 page ![]() Serial Peripheral Interface (SPI) Timing 56F803 Technical Data, Rev. 16 Freescale Semiconductor 37 Figure 3-18 SPI Master Timing (CPHA = 0) Data Valid for outputs Master Slave (after enable edge) tDV — — 4.5 20.4 ns ns Figures 3-18, , 3-20, 3-21 Data invalid Master Slave tDI 0 0 — — ns ns Figures 3-18, , 3-20, 3-21 Rise time Master Slave tR — — 11.5 10.0 ns ns Figures 3-18, , 3-20, 3-21 Fall time Master Slave tF — — 9.7 9.0 ns ns Figures 3-18, , 3-20, 3-21 1. Parameters listed are guaranteed by design. Table 3-12 SPI Timing1 Operating Conditions: V SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6V, TA = –40° to +85°C, CL ≤ 50pF, fOP = 80MHz Characteristic Symbol Min Max Unit See Figure SCLK (CPOL = 0) (Output) SCLK (CPOL = 1) (Output) MISO (Input) MOSI (Output) MSB in Bits 14–1 LSB in Master MSB out Bits 14–1 Master LSB out SS (Input) SS is held High on master tR tF tF tDI tDS tDI(ref) tDV tCH tDH tC tR tF tR tCL tCH tCL |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |