 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
56F803 Arkusz danych(PDF) 8 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F803 Arkusz danych(HTML) 8 Page - Freescale Semiconductor, Inc |
|
|
8 / 57 page  56F803 Technical Data, Rev. 16 Freescale Semiconductor 3 56F803 Block Diagram JTAG/ OnCE Port Digital Reg Analog Reg Low Voltage Supervisor Program Controller and Hardware Looping Unit Data ALU 16 x 16 + 36 → 36-Bit MAC Three 16-bit Input Registers Two 36-bit Accumulators Address Generation Unit Bit Manipulation Unit PLL Clock Gen 16-Bit 56800 Core PAB PDB XDB2 CGDB XAB1 XAB2 XTAL EXTAL INTERRUPT CONTROLS IPBB CONTROLS IPBus Bridge (IPBB) MODULE CONTROLS ADDRESS BUS [8:0] DATA BUS [15:0] COP RESET RESET IRQA IRQB Applica- tion-Specific Memory & Peripherals Interrupt Controller Program Memory 32252 x 16 Flash 512 x 16 SRAM Boot Flash 2048 x 16 Flash Data Memory 4096 x 16 Flash 2048 x 16 SRAM COP/ Watchdog SPI or GPIO SCI or GPIO Quad Timer D A/D1 A/D2 ADC 4 2 2 4 4 3 6 PWM Outputs Fault Inputs PWMA 16 16 VCAPC VDD VSS VDDA VSSA 6 26 6* • • • • • • • • EXTBOOT Current Sense Inputs 3 Quadrature Decoder 0 / Quad Timer A CAN 2.0A/B 2 CLKO External Address Bus Switch Bus Control External Data Bus Switch External Bus Interface Unit RD Enable WR Enable DS Select PS Select 10 16 6 A[00:05] D[00:15] A[06:15] or GPIO-E2:E3 & GPIO-A0:A7 4 Quad Timer C VREF Quad Timer B *includes TCS pin which is reserved for factory use and is tied to VSS 56F803 General Description • Up to 40 MIPS at 80MHz core frequency • DSP and MCU functionality in a unified, C-efficient architecture • Hardware DO and REP loops • MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes • 31.5K × 16-bit words (64KB) Program Flash •512 × 16-bit words (1KB) Program RAM •4K × 16-bit words (8KB) Data Flash •2K × 16-bit words (4KB) Data RAM •2K × 16-bit words (4KB) Boot Flash • Up to 64K × 16-bit words each of external Program and Data memory • 6-channel PWM module • Two 4-channel 12-bit ADCs • Quadrature Decoder • CAN 2.0 B module • Serial Communication Interface (SCI) • Serial Peripheral Interface (SPI) • Up to two General Purpose Quad Timers • JTAG/OnCETM port for debugging • 16 shared GPIO lines • 100–pin LQFP package |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
