| Zakładka z wyszukiwarką danych komponentów |
|
DSP56362P Arkusz danych(PDF) 80 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P Arkusz danych(HTML) 80 Page - Freescale Semiconductor, Inc |
|
80 / 152 page ![]() Serial Host Interface SPI Protocol Timing DSP56362 Technical Data, Rev. 4 3-54 Freescale Semiconductor Figure 3-34 SPI Master Timing (CPHA = 0) 159 SS deassertion to HREQ output not deasserted (CPHA = 0) Slave — 2.5 ×T C+30 55 — ns 160 SS deassertion pulse width (CPHA = 0) Slave — TC+6 16 — ns 161 HREQ in assertion to first SCK edge Master Bypassed Narrow Wide 0.5 × t SPICC + 2.5 ×T C+43 0.5 ×t SPICC + 2.5 ×T C+43 0.5 ×t SPICC + 2.5 ×T C+43 121 174 209 — — — ns 162 HREQ in deassertion to last SCK sampling edge (HREQ in set-up time) (CPHA = 1) Master — 0 0 — ns 163 First SCK edge to HREQ in not asserted (HREQ in hold time) Master — 0 0 — ns Note: Periodically sampled, not 100% tested Table 3-21 Serial Host Interface SPI Protocol Timing (continued) No. Characteristics Mode Filter Mode Expression 100MHz Unit Min Max SS (Input) MISO (Input) Valid MOSI (Output) MSB Valid LSB MSB LSB HREQ (Input) 141 142 143 144 144 141 144 144 143 142 148 149 149 148 152 153 163 161 AA0271 SCK (CPOL=0 (Output) SCK (CPOL = 1 (Output) |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |