MPC8250VR datasheet(16/60 Pages) FREESCALE

16 / 60 page

MPC8250 Hardware Specifications, Rev. 1

Freescale Semiconductor

Electrical and Thermal Characteristics

Figure 8 shows PIO, timer, and DMA signals.

Figure 8. PIO, Timer, and DMA Signal Diagram

Table 9 lists SIU input characteristics.

Table 9. AC Characteristics for SIU Inputs 1

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN.

Timings are measured at the pin.

Spec Number

Characteristic

Setup (ns)

Hold (ns)

Max

Min

66 MHz 83 MHz 66 MHz 83 MHz

sp11

sp10

AACK/ARTRY/TA/TS/TEA/DBG/BG/BR

0.5

sp12

sp10

Data bus in normal mode

0.5

sp13

sp10

Data bus in ECC and PARITY modes

0.5

sp14

sp10

DP pins

0.5

sp15

sp10

All other pins

0.5

Sys clk

PIO/IDMA/TIMER[TGATE assertion] input signals

IDMA output signals

sp22

sp23

sp42/sp43

TIMER(sp42/43)/ PIO(sp42a/sp43a)

sp42a/sp43a

output signals

sp42/sp43

TIMER input signal [TGATE deassertion]

sp22

sp23

Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

(See note)

MPC8250VR Arkusz danych(PDF) 16 Page - Freescale Semiconductor, Inc

MPC8250VR Arkusz danych(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Arkusz danych Pobierz

Link URL