 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
ISO7421 Arkusz danych(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ISO7421 Arkusz danych(HTML) 7 Page - Texas Instruments |
|
|
7 / 25 page  ISO7421-EP www.ti.com SLLSEN3 – DECEMBER 2015 6.10 Switching Characteristics: VCC1 and VCC2 at 5 V ±10% TJ = –55°C to 136°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tPLH, tPHL Propagation delay time See Figure 6. 9 14 ns PWD(1) Pulse width distortion |tPHL – tPLH| 0.3 4 ns tsk(pp) Part-to-part skew time 4.9 ns tsk(o) Channel-to-channel output skew time 3.6 ns tr Output signal rise time See Figure 6. 1 ns tf Output signal fall time 1 ns tfs Fail-safe output delay time from input power loss See Figure 7. 6 μs (1) Also known as pulse skew. 6.11 Switching Characteristics: VCC1 at 5 V ±10%, VCC2 at 3.3 V ±10% TJ = –55°C to 136°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tPLH, tPHL Propagation delay time See Figure 6. 10 18.5 ns PWD(1) Pulse width distortion |tPHL – tPLH| 0.5 6 ns tsk(pp) Part-to-part skew time 6.3 ns tsk(o) Channel-to-channel output skew time 7 ns tr Output signal rise time See Figure 6. 2 ns tf Output signal fall time 2 ns tfs Fail-safe output delay time from input power loss See Figure 7. 6 μs (1) Also known as pulse skew. 6.12 Switching Characteristics: VCC1 at 3.3 V ±10%, VCC2 at 5 V ±10% TJ = –55°C to 136°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tPLH, tPHL Propagation delay time See Figure 6. 10 21 ns PWD(1) Pulse width distortion |tPHL – tPLH| 0.5 4.5 ns tsk(pp) Part-to-part skew time 8.5 ns tsk(o) Channel-to-channel output skew time 10.8 ns tr Output signal rise time See Figure 6. 2 ns tf Output signal fall time 2 ns tfs Fail-safe output delay time from input power loss See Figure 7. 6 μs (1) Also known as pulse skew. 6.13 Switching Characteristics: VCC1 and VCC2 at 3.3 V ±10% TJ = –55°C to 136°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tPLH, tPHL Propagation delay time 12 22.5 ns PWD(1) Pulse width distortion |tPHL – tPLH| See Figure 6. 1 5.2 ns tsk(pp) Part-to-part skew time 6.8 ns tsk(o) Channel-to-channel output skew time 7.8 ns tr Output signal rise time 2 ns See Figure 6. tf Output signal fall time 2 ns tfs Fail-safe output delay time from input power loss See Figure 7. 6 μs (1) Also known as pulse skew. Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Links: ISO7421-EP |
|
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
