Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LPC2917 Arkusz danych(PDF) 50 Page - NXP Semiconductors

Numer części LPC2917
Szczegółowy opis  ARM9 microcontroller with CAN and LIN
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

LPC2917 Arkusz danych(HTML) 50 Page - NXP Semiconductors

Back Button LPC2917 Datasheet HTML 46Page - NXP Semiconductors LPC2917 Datasheet HTML 47Page - NXP Semiconductors LPC2917 Datasheet HTML 48Page - NXP Semiconductors LPC2917 Datasheet HTML 49Page - NXP Semiconductors LPC2917 Datasheet HTML 50Page - NXP Semiconductors LPC2917 Datasheet HTML 51Page - NXP Semiconductors LPC2917 Datasheet HTML 52Page - NXP Semiconductors LPC2917 Datasheet HTML 53Page - NXP Semiconductors LPC2917 Datasheet HTML 54Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 68 page
background image
LPC2917_19_1
© NXP B.V. 2007. All rights reserved.
Preliminary data sheet
Rev. 1.01 — 15 November 2007
50 of 68
NXP Semiconductors
LPC2917/19
ARM9 microcontroller with CAN and LIN
8.8.6.3
PMU pin description
The PMU has no external pins.
8.9 Vectored interrupt controller
8.9.1 Overview
The LPC2917/19 contains a very flexible and powerful Vectored Interrupt Controller (VIC)
to interrupt the ARM processor on request.
The key features are:
Level-active interrupt request with programmable polarity
56 interrupt-request inputs
Software-interrupt request capability associated with each request input
Observability of interrupt-request state before masking
Software-programmable priority assignments to interrupt requests up to 15 levels
Software-programmable routing of interrupt requests towards the ARM-processor
inputs IRQ and FIQ
Fast identification of interrupt requests through vector
Support for nesting of interrupt service routines
8.9.2 Description
The Vectored Interrupt Controller routes incoming interrupt requests to the ARM
processor. The interrupt target is configured for each interrupt request input of the VIC.
The targets are defined as follows:
Target 0 is ARM processor FIQ (fast interrupt service)
Target 1 is ARM processor IRQ (standard interrupt service)
CLK_SPI0
BASE_SPI_CLK
+
+
+
CLK_SPI1
BASE_SPI_CLK
+
+
+
CLK_SPI2
BASE_SPI_CLK
+
+
+
CLK_TMR0
BASE_TMR_CLK
+
+
+
CLK_TMR1
BASE_TMR_CLK
+
+
+
CLK_TMR2
BASE_TMR_CLK
+
+
+
CLK_TMR3
BASE_TMR_CLK
+
+
+
CLK_ADC1
BASE_ADC_CLK
+
+
+
CLK_ADC2
BASE_ADC_CLK
+
+
+
CLK_TESTSHELL_IP
BASE_CLK_TESTSHELL
0
0
1
Table 27.
Branch clock overview …continued
Legend:
"1" Indicates that the related register bit is tied off to logic HIGH, all writes are ignored
"0" Indicates that the related register bit is tied off to logic LOW, all writes are ignored
“+” Indicates that the related register bit is readable and writable
Branch Clock Name
Base Clock
Implemented Switch On/Off
Mechanism
WAKEUP
AUTO
RUN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com