| Zakładka z wyszukiwarką danych komponentów |
|
LPC2917 Arkusz danych(PDF) 50 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2917 Arkusz danych(HTML) 50 Page - NXP Semiconductors |
|
50 / 68 page ![]() LPC2917_19_1 © NXP B.V. 2007. All rights reserved. Preliminary data sheet Rev. 1.01 — 15 November 2007 50 of 68 NXP Semiconductors LPC2917/19 ARM9 microcontroller with CAN and LIN 8.8.6.3 PMU pin description The PMU has no external pins. 8.9 Vectored interrupt controller 8.9.1 Overview The LPC2917/19 contains a very flexible and powerful Vectored Interrupt Controller (VIC) to interrupt the ARM processor on request. The key features are: • Level-active interrupt request with programmable polarity • 56 interrupt-request inputs • Software-interrupt request capability associated with each request input • Observability of interrupt-request state before masking • Software-programmable priority assignments to interrupt requests up to 15 levels • Software-programmable routing of interrupt requests towards the ARM-processor inputs IRQ and FIQ • Fast identification of interrupt requests through vector • Support for nesting of interrupt service routines 8.9.2 Description The Vectored Interrupt Controller routes incoming interrupt requests to the ARM processor. The interrupt target is configured for each interrupt request input of the VIC. The targets are defined as follows: • Target 0 is ARM processor FIQ (fast interrupt service) • Target 1 is ARM processor IRQ (standard interrupt service) CLK_SPI0 BASE_SPI_CLK + + + CLK_SPI1 BASE_SPI_CLK + + + CLK_SPI2 BASE_SPI_CLK + + + CLK_TMR0 BASE_TMR_CLK + + + CLK_TMR1 BASE_TMR_CLK + + + CLK_TMR2 BASE_TMR_CLK + + + CLK_TMR3 BASE_TMR_CLK + + + CLK_ADC1 BASE_ADC_CLK + + + CLK_ADC2 BASE_ADC_CLK + + + CLK_TESTSHELL_IP BASE_CLK_TESTSHELL 0 0 1 Table 27. Branch clock overview …continued Legend: "1" Indicates that the related register bit is tied off to logic HIGH, all writes are ignored "0" Indicates that the related register bit is tied off to logic LOW, all writes are ignored “+” Indicates that the related register bit is readable and writable Branch Clock Name Base Clock Implemented Switch On/Off Mechanism WAKEUP AUTO RUN |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |