TMS320VC33 datasheet(24/53 Pages) TI2

24 / 53 page

EXTCLK

RESET (1)(3)

IACK

D[31:0]

PAGEx, A[23:0]

STRB

Asynchronous

Reset Signals (2)

R/ W

Ten H1 Clock Cycles

tsu(RESET-EXTCLKL)

td(EXTCLKH-H1H)

t d(EXTCLKH-H1L)

t d(EXTCLKH-H3L)

tsu(RESETH-H1L)

tdis(H1H-DZ)

td(EXTCLKH-H3H)

td(H3H-CONTROLH)

tdis(H3H-AZ)

td(H1H-RWH)

td(H1H-IACKH)

t dis(RESETL-ASYNCH)

Execution of

Load of IOF

I /OxFx Bit (1)

XFx

td(H3H-XF)

SM320VC33, SMJ320VC33

SGUS034F – FEBRUARY 2001 – REVISED JUNE 2015

www.ti.com

Parameter Measurement Information (continued)

I/OxFx represents either bit 1 or bit 5 of the IOF register.

Figure 13. Timing for Changing XFx from Input to Output Mode

Clock circuit is configured in C31-compatible divide-by-2 mode. If configured for x1 mode, EXTCLK directly

drives H3.

Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

RESET is a synchronous input that can be asserted at any point during a clock cycle. If the specified timings are

met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle is possible.

In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In

microcomputer mode, the reset vector is fetched twice, with no software wait states.

The address and PAGE3 to PAGE0 outputs are placed in a high-impedance state during reset requiring a nominal

10- to 22-k

Ω pullup. If not, undesirable spurious reads can occur when these outputs are not driven.

Figure 14. RESET Timing

Submit Documentation Feedback

Product Folder Links: SM320VC33 SMJ320VC33

TMS320VC33 Arkusz danych(PDF) 24 Page - Texas Instruments

TMS320VC33 Arkusz danych(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Arkusz danych Pobierz

Link URL