TAS5706PAPR datasheet(24/62 Pages) TI

Numer części	TAS5706PAPR

Szczegółowy opis	20-W Stereo Digital Audio Power Amplifier with EQ and DRC

PDF	62 Pages

Scroll/Zoom	100%

Producent	TI [Texas Instruments]

Strona internetowa	http://www.ti.com

Logo

24 / 62 page

www.ti.com

2S Timing

SCLK

32Clks

LRCLK(NoteReversedPhase)

LeftChannel

24-BitMode

20-BitMode

16-BitMode

MSB

LSB

32Clks

RightChannel

2-ChannelI S(PhilipsFormat)StereoInput

T0034-01

MSB

LSB

SCLK

TAS5706

SLOS550A – DECEMBER 2007 – REVISED DECEMBER 2007

I2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the

right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or

× f

S is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes

state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of bit

clock. The DAP masks unused trailing data bit positions.

NOTE: All data presented in 2s-complement form with MSB first.

Figure 30. I2S 64-fS Format

Submit Documentation Feedback

Product Folder Link(s): TAS5706

TAS5706PAPR Arkusz danych(PDF) 24 Page - Texas Instruments