M25P10 datasheet(3/21 Pages) STMICROELECTRONICS

3 / 21 page

3/21

M25P10

Once bit 7 (SRWD) of the status register has been

set to 1, the possibility to rewrite the SR depends

on the logical level present at pin W:

–If W pin is high, it will be possible to rewrite the

status register after having set the WEL (Write

Enable Latch).

–If W pin is low, any attempt to modify the status

WEL was set. As a consequence: all the data

bytes in the memory area software protected

(SPM) by the BPi bits of the status register are

also

hardware

protected

against

data

modification and can be seen as a Read Only

memory area. This mode is called the Hardware

Protected Mode (HPM).

It is possible to enter the Hardware Protected

Mode (HPM) by setting SRWD bit after pulling

down the W pin or by pulling down the W pin after

setting SRWD bit.

The only way to abort the Hardware Protected

Mode once entered is to pull high the W pin.

If W pin is permanently tied to high level, the

Hardware Protected Mode will never be activated

and the memory will only allow the user to

software protect a part of the memory with the BPi

bits of the status register.

All

protection

features

the

device

are

summarized in Table 3.

Figure 3. Microcontroller and Memory Devices on the SPI Bus

AI03746

Master

(ST6, ST7, ST9,

ST10, Others)

M25P10

SDO

SDI

SCK

CQD

M25P10

CQD

M25P10

CQD

CS3

CS2

CS1

SPI Interface with

(CPOL, CPHA) =

('0', '0') or ('1', '1')

Figure 4. Hold Condition Activation

AI02029B

HOLD PIN

CLOCK

ACTIVE

MEMORY

STATUS

HOLD

ACTIVE

HOLD

ACTIVE

M25P10 Arkusz danych(PDF) 3 Page - STMicroelectronics

M25P10 Arkusz danych(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Arkusz danych Pobierz

Link URL