PSD813F2 datasheet(59/110 Pages) STMICROELECTRONICS

59 / 110 page

PSD8XX Family

PSD835G2

The

PSD835G2

Functional

Blocks

(cont.)

9.4.3.1 Control Register

Any bit set to ‘0’ in the Control Register sets the corresponding Port pin to MCU I/O Mode,

and a ‘1’ sets it to Address Out Mode. The default mode is MCU I/O. Only Ports E, F and

G have an associated Control Register.

9.4.3.2 Direction Register

The Direction Register controls the direction of data flow in the I/O Ports. Any bit set to ‘1’

in the Direction Register will cause the corresponding pin to be an output, and any bit set

to ‘0’ will cause it to be an input. The default mode for all port pins is input.

Figures 26 and 28 show the Port Architecture diagrams for Ports A/B/C and E/F/G

respectively. The direction of data flow for Ports A, B, C and F are controlled not only by

the direction register, but also by the output enable product term from the PLD AND array.

If the output enable product term is not active, the Direction Register has sole control of a

given pin’s direction.

An example of a configuration for a port with the three least significant bits set to output

and the remainder set to input is shown in Table 22. Since Port D only contains four pins,

the Direction Register for Port D has only the four least significant bits active.

Direction Register Bit

Port Pin Mode

Input

Output

Table 20. Port Pin Direction Control,

Output Enable P.T. Not Defined

Direction Register Bit

Output Enable P.T.

Port Pin Mode

Input

Output

Table 21. Port Pin Direction Control, Output Enable P.T. Defined

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

000

Table 22. Port Direction Assignment Example

PSD813F2 Arkusz danych(PDF) 59 Page - STMicroelectronics

PSD813F2 Arkusz danych(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL