Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ST92141 Arkusz danych(PDF) 49 Page - STMicroelectronics

Numer części ST92141
Szczegółowy opis  8/16-BIT MCU FOR 3-PHASE AC MOTOR CONTROL
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92141 Arkusz danych(HTML) 49 Page - STMicroelectronics

Back Button ST92141 Datasheet HTML 45Page - STMicroelectronics ST92141 Datasheet HTML 46Page - STMicroelectronics ST92141 Datasheet HTML 47Page - STMicroelectronics ST92141 Datasheet HTML 48Page - STMicroelectronics ST92141 Datasheet HTML 49Page - STMicroelectronics ST92141 Datasheet HTML 50Page - STMicroelectronics ST92141 Datasheet HTML 51Page - STMicroelectronics ST92141 Datasheet HTML 52Page - STMicroelectronics ST92141 Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 179 page
background image
49/179
ST92141 - INTERRUPTS
3.9 NMI/WKP0 LINE MANAGEMENT
In the ST92141, the Non Maskable Interrupt (NMI)
and the Wake Up 0 line (WKUP0) functionalities
are both physically mapped on the same I/O Port
pin P5.1 (refer to Section 1.2).
The NMI/WKUP0 is a single alternate function In-
put, associated with pin P5.1. It is input to the In-
duction Motor Controller (IMC) and the Wake Up
Management Unit (WUIMU).
The IMC Controller processes the NMI Input and
generates the Non Maskable Interrupt request to
the CPU (refer to Figure 24 and IMC Figure 71).
Figure 24. NMI/WKUP0 Line Management
NMI Event Handling
To enable an NMI event on the NMI/WKUP0 line,
the following bits must be programmed:
– TLNM bit in the NICR register,
– TLI and IEN bits in the CICR register
– NMI bit in the IMCIVR register
– NMIL bit in the PBR register
– NMIE bit in the PCR1 register
An event on the NMI/WKUP0 line is handled by
the ST92141 in the following way:
– a NMI event is acknowledged in the CPU only
when the internal clock INTCLK is running (i.e.
when the ST92141 is not in Stop Mode).
– a NMI event is immediately acknowledged in the
IMC. The ST92141 can be either in Stop or in
Run Mode (the NMI/WKUP0 line is detected
asynchronously).
Wake-up Event Handling
To enable a wake-up event on the NMI/WKUP0
line, the following bits must be programmed:
– WUMx bits in the WUMRL register
– WUTx bits in the WUTRL register
An event on the NMI/WKUP0 or the WKUP[3:1]
lines is handled by the ST92141 in the following
way:
– a wake up event of one external line (out of the
four available), is immediately acknowledged in
the WUIMU. The ST92141 can be either in Stop
or in Run mode (the NMI/WKUP0 and
WKUP[3:1] lines are detected asynchronously).
UH/UL/VH
VL/WH/WL
Input Buffer
CPU
WUIMU
Output Buffers
P5.1
IMC
Stop request to RCCU
NMI/WKUP0
WKUP0
NMI
NMI to CPU
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com