Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TDA9103 Arkusz danych(PDF) 14 Page - STMicroelectronics

Numer części TDA9103
Szczegółowy opis  DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA9103 Arkusz danych(HTML) 14 Page - STMicroelectronics

Back Button TDA9103 Datasheet HTML 10Page - STMicroelectronics TDA9103 Datasheet HTML 11Page - STMicroelectronics TDA9103 Datasheet HTML 12Page - STMicroelectronics TDA9103 Datasheet HTML 13Page - STMicroelectronics TDA9103 Datasheet HTML 14Page - STMicroelectronics TDA9103 Datasheet HTML 15Page - STMicroelectronics TDA9103 Datasheet HTML 16Page - STMicroelectronics TDA9103 Datasheet HTML 17Page - STMicroelectronics TDA9103 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 27 page
background image
C Lockdet
LOCKDET
COMP1
INPUT
INTERFACE
CHARGE
PUMP
PLL
INHIBITION
VCO
PHASE
ADJUST
Eini
Horizontal
Adjust
R0 C0
Filter
Freq
Adjust
High
Low
E2
3.2V
OSC
FAJUST
HFREQ
GENPULSE
COMP2
CHARGE
PUMP
High
Low
RAP
CYC
E2
E1
Adjust
Rapcyc
Cap
PH12
PWM
LOGI
PWM
BUFFER
FLYBACK
SortCOLL
Flyback
SortEM
VB
VA
Horizontal
Input
13
35
12
11 10
17
21
15
14
3
21
20
Figure 14 : Dual PLL Block Diagram
PLL2
The PLL2 ensures the coincidence between the
leading edge of the shaped flyback signal and a
phase reference signal obtained by comparison of
the sawtooth of the VCO and a constant DC voltage
(3.2V) (see Figure 15).
The phase comparator of PLL2 is similar to the one
of PLL1, it is followed by a charge pump with a
20k
400
Q1
GND 0V
3
HFLY
Figure 16 : Flyback Input Electrical Diagram
H Osc
Sawtooth
Phase REF2
H Drive
1.6V
3.2V
6.4V
0.75T
0.25T
Ts
Duty Cycle
Shapped
Flyback
Flyback
Phase REF2 is obtained by comparison between the sawtooth and
a 3.2V (constant). The PLL2 ensures the exact
coincidence
between the signals phase REF2 and the flyback signal. The duty
cycle of H-drive is adjustable between 30% and 50%.
Figure 15 : PLL2 Timing Diagram
±0.5mA (typ.) output current.
The flyback input is composed of an NPN transistor.
This input has to be current driven. The maximum
recommanded input current is 2mA (see Fig-
ure 16).
Output Section
The H-drive signal is transmitted to the output
through a shaping block ensuring a duty cycle
adjustable from 30% to 50%. In order to ensure a
reliable operation of the scanning power part, the
output is inhibited in the following circumstances :
-VCC too low.
- Xray protection activated.
- During the flyback.
- Output voluntarily inhibited.
The output stage is composed of a Darlington NPN
bipolar transistor. Both the collector and the emitter
are accessible.
TDA9103
14/27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com