| Zakładka z wyszukiwarką danych komponentów |
|
AD7944BCPZ Arkusz danych(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7944BCPZ Arkusz danych(HTML) 19 Page - Analog Devices |
|
19 / 28 page ![]() AD7944 Rev. 0 | Page 19 of 28 CS MODE, 3-WIRE WITHOUT BUSY INDICATOR This mode is usually used when a single AD7944 is connected to an SPI-compatible digital host. The connection diagram is shown in Figure 26, and the corresponding timing is given in Figure 27. With SDI tied to VIO, a rising edge on CNV initiates a con- version, selects CS mode, and forces SDO to high impedance. When a conversion is initiated, it continues until completion, irrespective of the state of CNV. This can be useful, for example, to bring CNV low to select other SPI devices, such as analog multiplexers; however, CNV must be returned high before the minimum conversion time elapses and then held high for the maximum possible conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the AD7944 enters the acquisition phase and, if the part is in normal mode (TURBO low), powers down. When CNV goes low, the MSB is output onto SDO. The remaining data bits are clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the 14th SCK falling edge or when CNV goes high (whichever occurs first), SDO returns to high impedance. CONVERT DATA IN CLK DIGITAL HOST AD7944 SDI SDO CNV SCK VIO Figure 26. CS Mode, 3-Wire Without Busy Indicator Connection Diagram (SDI High) ACQUISITION (n) ACQUISITION (n + 1) ACQUISITION (n – 1) 1 2 BEGIN DATA (n – 1) CONVERSION (n) END DATA (n – 1) SCK CNV SDO 12 13 CONVERSION (n – 1) END DATA (n – 2) tCONV tDATA 0 (I/O QUIET TIME) (I/O QUIET TIME) 14 12 13 14 SDI = 1 113 12 11 2 0 1 2 > tCONV (I/O QUIET TIME) tCYC tACQ tCNVH tQUIET tSCK tHSDO tDATA tCONV tDIS tDIS tDIS tDIS tEN tEN tDSDO Figure 27. CS Mode, 3-Wire Without Busy Indicator Serial Interface Timing (SDI High) |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |