MPC8569E datasheet(61/127 Pages) FREESCALE

61 / 127 page

Ethernet Interface

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

2.6.3.5.1

TBI Transmit AC Timing Specifications

The following table provides the TBI transmit AC timing specifications.

The following figure shows the TBI transmit AC timing diagram.

Figure 22. TBI Transmit AC Timing Diagram

2.6.3.5.2

TBI Receive AC Timing Specifications

The following table provides the TBI receive AC timing specifications.

Table 32. TBI Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter

Symbol

Min

Typ

Max

Unit

Note

GTX_CLK clock period

tGTX

—8.0

—

TCG[9:0] setup time GTX_CLK going high

tTTKHDV

2.0

—

GTX_CLK to TCG[9:0] delay time

tTTKHDX

1.0

—

GTX_CLK rise (20%–80%)

tTTXZ

0.7

—

GTX_CLK fall time (80%–20%)

tTTXF

0.7

—

Note:

1. Data valid tTTKHDV to GTX_CLK minimum setup time is a function of clock and maximum hold time

(min setup = cycle time – max delay).

Table 33. TBI Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter

Symbol

Min

Typ

Max

Unit

Note

PMA_RX_CLK[0:1] clock period

tTRX

—

16.0

—

PMA_RX_CLK[0:1] skew

tSKTRX

7.5

—

8.5

—

PMA_RX_CLK[0:1] duty cycle

tTRXH/tTRX

—

RCG[9:0] setup time to rising PMA_RX_CLK

tTRDVKH

2.5

—

GTX_CLK

TCG[9:0]

tTTX

tTTXH

tTTXR

tTTXF

tTTKHDV

tTTKHDX

MPC8569E Arkusz danych(PDF) 61 Page - Freescale Semiconductor, Inc

MPC8569E Arkusz danych(HTML) 61 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL