TEL：86-21-64850700

Page 10 of 27

BL35P02 DATASHEET

BL35P02 DATASHEET

BL35P02 DATASHEET

BL35P02 DATASHEET

上海贝岭股份

上海贝岭股份

上海贝岭股份

上海贝岭股份有限公司

有限公司

有限公司

有限公司

Shanghai Belling Co., Ltd.

as follows:

Interrupt

Interrupt

Interrupt

Interrupt

V

VV

Vector Address

ector Address

ector Address

ector Address

Prio

Prio

Prio

Priori

ri

ri

rity

ty

ty

ty

KBI

$1FF4:$1FF5

TMI

$1FF6:$1FF7

SWI

$1FFC:$1FFD

RESET

$1FFE:$1FFF

Lowest

Highest

6.8

6.8

6.8

6.8 Low Power Modes

Low Power Modes

Low Power Modes

Low Power Modes

The BL35p02 has two low-power modes. The WAIT and STOP instructions provide two modes that reduce

the power required for the MCU by stopping various internal clocks and/or the on-chip oscillator.

6.8.1

6.8.1

6.8.1

6.8.1 S

SS

STOP

TOP

TOP

TOP Mode

Mode

Mode

Mode

Execution of the STOP instruction places the MCU in its power consumption mode. In the STOP mode the

internal oscillator is turned off, halting all internal processing.

When the CPU enters STOP mode the I-bit in the CCR is cleared automatically, All other registers and

memory contents remain unaltered. All input/output lines remain unchanged.

The MCU can be brought out of the STOP mode only by a KBI interrupt or an externally generated reset.

When exiting the STOP mode the internal oscillator will resume after a pre-defined number of internal

processor clock cycles, due to oscillator stabilization.

In STOP mode the current of BL35P02 is less than 1uA.

6.8.2 WAIT

6.8.2 WAIT

6.8.2 WAIT

6.8.2 WAIT Mode

Mode

Mode

Mode

The WAIT instruction places the MCU in a low-power mode, but consumes more power than the STOP

mode, In the WAIT mode the internal processor clock is halted, suspending all processor and internal bus

activities. Other Internal clocks remain active, permitting interrupts to be generated from the Timer. The Timer

may be used to generate a periodic exit from the WAIT mode or in conjunction with the external Timer pin, on

the occurrence of external events. Execution of the WAIT instruction automatically clears the I-bit in the CCR,

so that the KBI interrupt, Timer interrupt or externally generated reset can “wake” the MCU. All other registers,

memory, and input/output lines remain in their previous states.

In WAIT mode the current of BL35P02 is less than 100uA @3V.

6.9

6.9

6.9

6.9 Control Register

Control Register

Control Register

Control Registers Summary

s Summary

s Summary

s Summary

A summary of all Control Registers is shown as follows:

Register Name

Address

R/W

State on reset

PA

$00

R/W

0000 0000

PB

$01

R/W

0000 00-0

DDRA

$04

R/W

0000 0000

DDRB

$05

R/W

0000 00-0

TDR

$08

R/W

uuuu uuuu

TCR

$09

R/W

01-- 0100

KBIM

$0B

R/W

0000 0000