FX3 datasheet(38/45 Pages) CYPRESS

38 / 45 page

CYUSB301X

Document Number: 001-52136 Rev. *N

Page 38 of 45

Reset Sequence

FX3’s hard reset sequence requirements are specified in this section.

Figure 19. Reset Sequence

Table 16. Reset and Standby Timing Parameters

Parameter

Definition

Conditions

Min (ms)

Max (ms)

tRPW

Minimum RESET# pulse width

Clock Input

–

Crystal Input

–

tRH

Minimum high on RESET#

–

tRR

Reset recovery time (after which Boot loader begins

firmware download)

Clock Input

–

Crystal Input

tSBY

Time to enter standby/suspend (from the time

MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set)

––

tWU

Time to wakeup from standby

Clock Input

–

Crystal Input

–

tWH

Minimum time before Standby/Suspend source may

be reasserted

–5

–

VDD

(core )

xVDDQ

XTALIN/

CLKIN

RESET #

Mandatory

Reset Pulse

Hard Reset

tRPW

tRh

Standby/

Suspend

Source

Standby/Suspend source Is asserted

(MAIN_POWER_EN/ MAIN_CLK_EN bit

is set)

Standby/Suspend

source Is deasserted

tSBY

tWU

XTALIN/ CLKIN must be stable

before exiting Standby/Suspend

tRR

tWH

FX3 Arkusz danych(PDF) 38 Page - Cypress Semiconductor

FX3 Arkusz danych(HTML) 38 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Arkusz danych Pobierz

Link URL