STM32F051R6 datasheet(69/104 Pages) STMICROELECTRONICS

69 / 104 page

Electrical characteristics

STM32F051x

70/105

Doc ID 022265 Rev 3

All I/Os are CMOS and TTL compliant (no software configuration required). Their

characteristics cover more than the strict CMOS-technology or TTL parameters. The

coverage of these requirements is shown in Figure 16 and Figure 17 for standard I/Os, and

in Figure 18 and Figure 19 for 5 V tolerant I/Os.

Ilkg

Input leakage current (3)

VSS ≤ VIN ≤ VDD

I/O TC, FT and FTf

±0.1

µA

VSS ≤ VIN ≤ VDD

2 V

≤ VDD ≤ VDDA ≤ 3.6 V

I/O TTa used in digital

mode

±0.1

VIN= 5 V

I/O FT and FTf

VIN= 3.6 V,

2 V

≤ VDD ≤ VIN

VDDA = 3.6 V

I/O TTa used in digital

mode

VSS ≤ VIN ≤ VDDA

2 V

≤ VDD ≤ VDDA ≤ 3.6 V

I/O TTa used in analog

mode

±0.2

RPU

Weak pull-up equivalent

resistor(4)

VIN = VSS

RPD

Weak pull-down

equivalent resistor(4)

VIN = VDD

CIO

I/O pin capacitance

To sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be disabled.

Hysteresis voltage between Schmitt trigger switching levels. Data based on characterization, not tested in production.

Leakage could be higher than max. if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This

MOS/NMOS contribution to the series resistance is minimum (~10% order)

Table 50.

I/O static characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32F051R6 Arkusz danych(PDF) 69 Page - STMicroelectronics

STM32F051R6 Arkusz danych(HTML) 69 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL