Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

STM32F051R6 Arkusz danych(PDF) 87 Page - STMicroelectronics

Numer części STM32F051R6
Szczegółowy opis  Low- and medium-density advanced ARM??based 32-bit MCU with 16 to 64 Kbytes Flash, timers, ADC, DAC and comm. interfaces
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F051R6 Arkusz danych(HTML) 87 Page - STMicroelectronics

Back Button STM32F051R6 Datasheet HTML 83Page - STMicroelectronics STM32F051R6 Datasheet HTML 84Page - STMicroelectronics STM32F051R6 Datasheet HTML 85Page - STMicroelectronics STM32F051R6 Datasheet HTML 86Page - STMicroelectronics STM32F051R6 Datasheet HTML 87Page - STMicroelectronics STM32F051R6 Datasheet HTML 88Page - STMicroelectronics STM32F051R6 Datasheet HTML 89Page - STMicroelectronics STM32F051R6 Datasheet HTML 90Page - STMicroelectronics STM32F051R6 Datasheet HTML 91Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 104 page
background image
Electrical characteristics
STM32F051x
88/105
Doc ID 022265 Rev 3
Figure 26.
SPI timing diagram - slave mode and CPHA = 0
tsu(NSS)
(1)
NSS setup time
Slave mode
4Tpclk
-
ns
th(NSS)
(1)
NSS hold time
Slave mode
2Tpclk + 10
-
tw(SCKH)
(1)
tw(SCKL)
(1)
SCK high and low time
Master mode, fPCLK = 36 MHz,
presc = 4
Tpclk/2 -2
Tpclk/2 + 1
tsu(MI)
(1)
tsu(SI)
(1)
Data input setup time
Master mode
4
-
Slave mode
5
-
th(MI)
(1)
Data input hold time
Master mode
4
-
th(SI)
(1)
Slave mode
5
-
ta(SO)
(1)(2)
Data output access time
Slave mode, fPCLK = 20 MHz
0
3Tpclk
tdis(SO)
(1)(3)
Data output disable time
Slave mode
0
18
tv(SO)
(1)
Data output valid time
Slave mode (after enable edge)
-
22.5
tv(MO)
(1)
Data output valid time
Master mode (after enable edge)
-
6
th(SO)
(1)
Data output hold time
Slave mode (after enable edge)
11.5
-
th(MO)
(1)
Master mode (after enable edge)
2
-
DuCy(SCK)
SPI slave input clock duty
cycle
Slave mode
25
75
%
1.
Data based on characterization results, not tested in production.
2.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z
Table 66.
SPI characteristics (continued)
Symbol
Parameter
Conditions
Min
Max
Unit
ai14134c
CPHA= 0
MOSI
INPUT
MISO
OUT P UT
CPHA= 0
MS B O UT
MSB IN
BI T6 OUT
LSB IN
LSB OUT
CPOL=0
CPOL=1
BI T1 IN
NSS input
tSU(NSS)
tc(SCK)
th(NSS)
ta(SO)
tw(SCKH)
tw(SCKL)
tv(SO)
th(SO)
tr(SCK)
tf(SCK)
tdis(SO)
tsu(SI)
th(SI)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com