Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

MSC1202Y2RHHT Arkusz danych(PDF) 65 Page - Texas Instruments

Click here to check the latest version.
Numer części MSC1202Y2RHHT
Szczegółowy opis  Precision Analog-to-Digital Converter and Current-Output Digital-to-Analog Converter
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI1 [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI1 - Texas Instruments

MSC1202Y2RHHT Arkusz danych(HTML) 65 Page - Texas Instruments

Back Button MSC1202Y2RHHT Datasheet HTML 61Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 62Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 63Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 64Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 65Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 66Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 67Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 68Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 69Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 92 page
background image
MSC1200
MSC1201
MSC1202
SBAS317E − APRIL 2004 − REVISED MAY 2006
www.ti.com
65
System Clock Divider (SYSCLK)
7
6
5
4
3
2
1
0
Reset Value
SFR C7h
0
0
DIVMOD1
DIVMOD0
0
DIV2
DIV1
DIV0
00h
NOTE: Changing the SYSCLK registers affects all internal clocks, including the ADC clock.
DIVMOD1−0 Clock Divide Mode
bits 5−4
Write:
DIVMOD
DIVIDE MODE
00
Normal mode (default, no divide).
01
Immediate mode: start divide immediately; return to Normal mode on Idle mode wakeup condition, or by direct write to SFR.
10
Delay mode: same as Immediate mode, except that the mode changes with the millisecond interrupt (MSINT). If MSINT is
enabled, the divide will start on the next MSINT and return to normal mode on the following MSINT. If MSINT is not enabled,
the divide will start on the next MSINT condition (even if masked) but will not leave the divide mode until the MSINT counter
overflows, which follows a wakeup condition. Can exit by directly writing to SFR.
11
Manual mode: start divide immediately; exit mode only by directly writing to SFR. Same as immediate mode, but cannot
return to Normal mode on Idle mode wakeup condition; only by directly writing to SFR.
Read:
DIVMOD
DIVIDE MODE STATUS
00
No divide
01
Divider is in Immediate mode
10
Divider is in Delay mode
11
Manual mode
DIV2−0
Divide Mode
bit 2−0
DIV
DIVISOR
fCLK FREQUENCY
000
Divide by 2 (default)
fCLK = fSYS/2
001
Divide by 4
fCLK = fSYS/4
010
Divide by 8
fCLK = fSYS/8
011
Divide by 16
fCLK = fSYS/16
100
Divide by 32
fCLK = fSYS/32
101
Divide by 1024
fCLK = fSYS/1024
110
Divide by 2048
fCLK = fSYS/2048
111
Divide by 4096
fCLK = fSYS/4096



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com