| Zakładka z wyszukiwarką danych komponentów |
|
SM8213AM Arkusz danych(PDF) 21 Page - Nippon Precision Circuits Inc |
|
|
|||||||||||||||||||||||||||||
SM8213AM Arkusz danych(HTML) 21 Page - Nippon Precision Circuits Inc |
|
21 / 33 page ![]() SM8213AM NIPPON PRECISION CIRCUITS—21 Data/Flags Parameter Set Flags Bits 1 to 7 These bits form the parameter set command. Bit 8 This bit selects the output format of the RF DC-level adjustment signal output on BS2. When the “BS2 option” flag is 0, pre-receive adjust- ment mode is selected, and BS2 goes HIGH for a period of 1.953N ms (0.833N ms) [0.417N ms] immediately before receive timing during intermit- tent-duty operation in idle mode. BS2 is held LOW in preamble and lock mode. Note that values without parentheses are for 512 bps, in ( ) are for 1200 bps, and in [ ] are for 2400 bps. “N” represents the value set by RF5 (MSB) to RF0 (LSB). When the “BS2 option” flag is 1, mid-receive adjust- ment mode is selected, with different timing depend- ing on the mode. In idle mode, BS2 is held HIGH only during inter- mittent-duty operation receive timing which is a period of 62.5 ms (26.7 ms) [13.4 ms]. In preamble mode, BS2 is held LOW. In lock mode, BS2 is held HIGH during sync code receive timing. The sync code is a POCSAG-format conforming signal comprising 32 bits of 16 “0” and 16 “1” bits to maintain energy balance so that, even for long message reception and fast-changing recep- tion conditions, it can still be detected. Bit 9 End-of-message method select flag. When 0, end of message occurs when either an idle code word or another address is received during mes- sage reception, or when a break command is issued from the CPU. When 1, end of message occurs only when a break command is issued from the CPU. So even if another address is received, the data is sent continuously to the CPU with message data handling. Therefore, the signal is considered to be valid even if the service provider sends a message and not enough informa- tion is received due to signal noise. Bit 10 CLKO output clock frequency select flag. When 0, 76.8 kHz is selected. When 1, 38.4 kHz is selected. Table 5. Parameter set flags Bit Parameter setting flag 10 21 30 40 50 60 70 8 BS2 OPTION (BS2 option) 9 END OF MESSAGE DETECTION 10 SELECT CLKO FREQUENCY 11 KILL CLKO 12 BIT RATE SET 1 (BRS1) 13 BIT RATE SET 0 (BRS0) 14 SIGNAL POLARITY 15 PL5 16 PL4 17 PL3 18 PL2 19 PL1 20 PL0 21 RF5 22 RF4 23 RF3 24 RF2 25 RF1 26 RF0 27 FILTER ENABLE/ DISABLE 28 FILTER 1 29 FILTER 0 30 ERROR 2 (ER 2) 31 ERROR 1 (ER 1) 32 ERROR 0 (ER 0) |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |