L9663 datasheet(61/104 Pages) STMICROELECTRONICS

61 / 104 page

DocID028693 Rev 1

61/104

L9663

Communication interface

103

CH1_CR2 (PROG)

Channel 1 Configuration Register 2

Address:

010010

Type:

R/W

Description:

– READ_INIT_DATA1='1'

– TSM1_SEL="10" (simple configuration)

– SYNC1_EN='0' (asynchronous mode)

Default value:

0000010100010100

R/W

[15:13] RESERVED

[12] CH1_BT1_DIS1: Bootstrap ch1 disable

0: enabled

1: disabled

[11] CH1_CRCP2: Parity or CRC in time slot 2

0: CRC

1: parity

[10:6] CH1_NOB2: Number of data bits in time slot 2

01000: 8 data bits

…

11100: 28 data bits

others: default (20 bit)

[5] CH1_CRCP1: Parity or CRC in time slot 1

0: CRC

1: parity

[4:0] CH1_NOB1: Number of data bits in time slot 1

01000: 8 data bits

…

11100: 28 data bits

others: default (20 bit)

Settings programmed for time slot 1 are automatically applied to the other time slots in case at least one of the

following conditions in CH1_CR1 register is verified:

Although the settings of time slot 1 are automatically applied by the logic to other time slots, these are not written in

corresponding configuration registers: so, reading by SPI the configuration of other time slots (TS2 to TS6) would not

give correct values. In above conditions programming on the other time slots would be ignored.

L9663 Arkusz danych(PDF) 61 Page - STMicroelectronics

L9663 Arkusz danych(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL