| Zakładka z wyszukiwarką danych komponentów |
|
XIO2001IPNP Arkusz danych(PDF) 89 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP Arkusz danych(HTML) 89 Page - Texas Instruments |
|
89 / 141 page ![]() 89 XIO2001 www.ti.com SCPS212I – MAY 2009 – REVISED JANUARY 2016 Product Folder Links: XIO2001 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated Table 59. Pre-Fetch Agent Request Limits Register Description (continued) BIT FIELD NAME ACCESS DESCRIPTION 7:6 PFA_CPL_CACHE_ MODE RW Completion cache mode. Determines the rules for completing the caching process. 00 = No caching. • Pre-fetching is disabled. • All remaining read completion data will be discarded after any of the data has been returned to the PCI master. 01 = Light caching. • Pre-fetching is enabled. • All remaining read completion data will be discarded after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. 10 = Full caching. • Pre-fetching is enabled. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. 11 = Reserved. 5:4 RSVD R Reserved. Returns 00b when read. 3:0 PFA_REQ_LENGT H_LIMIT RW Request Length Limit. Determines the number of bytes in the thread that the pre-fetch agent will read for that thread. 0000 = 64 bytes 0001 = 128 bytes 0010 = 256 bytes 0011 = 512 bytes 0100 = 1 Kbytes 0101 = 2 Kbytes 0110 = 4 Kbytes 0111 = 8 Kbytes 1000:1111 = Reserved 8.4.77 Cache Timer Transfer Limit Register This register is used to set the number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded. See Table 60 for a complete description of the register contents. PCI register offset: EAh Register type: Read/Clear Default value: 0008h BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |