Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD6676EBZ Arkusz danych(PDF) 88 Page - Analog Devices

Numer części AD6676EBZ
Szczegółowy opis  Wideband IF Receiver Subsystem
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD6676EBZ Arkusz danych(HTML) 88 Page - Analog Devices

Back Button AD6676EBZ Datasheet HTML 82Page - Analog Devices AD6676EBZ Datasheet HTML 83Page - Analog Devices AD6676EBZ Datasheet HTML 84Page - Analog Devices AD6676EBZ Datasheet HTML 85Page - Analog Devices AD6676EBZ Datasheet HTML 86Page - Analog Devices AD6676EBZ Datasheet HTML 87Page - Analog Devices AD6676EBZ Datasheet HTML 88Page - Analog Devices AD6676EBZ Datasheet HTML 89Page - Analog Devices AD6676EBZ Datasheet HTML 90Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 88 / 90 page
background image
AD6676
Data Sheet
Rev. A | Page 88 of 90
CLKSYN Charge Pump Calibration Register
Address: 0x2AD, Reset: 0x00, Name: EN_CP_CAL
Table 126. Bit Descriptions for EN_CP_CAL
Bits
Bit Name
Description
Reset
Access
[7:6]
EN_CP_CAL
0x0
RW
[6:0]
RESERVED
0x0
RW
CLKSYN VCO Varactor Register
Address: 0x2B7, Reset: 0xD0, Name: CLKSYN_VCO_VAR
Table 127. Bit Descriptions for CLKSYN_VCO_VAR
Bits
Bit Name
Description
Reset
Access
[7:4]
VCO_VAR
VCO Varactor Setting.
0xD0
RW
[3:0]
RESERVED
CLKSYN Reference Divider and SYSREF Control Register
Address: 0x2BB, Reset: 0xB9, Name: CLKSYN_R_DIV
Table 128. Bit Descriptions for CLKSYN_R_DIV
Bits
Bit Name
Description
Reset
Access
[7:6]
R_DIV
00 = div-by-1; 01 = div-by-2; 10 = div-by-4; 11 = multiply-by-2.
10
RW
[5:4]
RESERVED
0x3
RW
3
SYSREF_CTRL
SYSREF Input Sampling Clock.
1
RW
0 = use clock synthesizer reference clock.
1 = use internal clock at F
ADC/2 (use for nonclock synthesizer case).
2
CLKIN_IMPED
CLKIN Impedance.
0
RW
0 = configure CLK± as 100 Ω termination, configuration for clock
synthesizer disabled.
1 = configure CLK+ as high-Z, configuration for clock synthesizer enabled.
[1:0]
RESERVED
0x1
RW
CLKSYN Status Register
Address: 0x2BC, Reset: 0x80, Name: CLKSYN_STATUS
Table 129. Bit Descriptions for CLKSYN_STATUS
Bits
Bit Name
Description
Reset
Access
[7:4]
RESERVED
0x8
R
3
PLL_LCK
Clock Synthesizer Lock Bit (1 = lock).
0x0
R
2
RESERVED
0x0
R
1
VCO CAL BUSY
VCO Calibration Busy (0 = done).
0x0
R
0
CP CAL DONE
Charge Pump Calibration Done (1 = done).
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com