TAS3208IPZP datasheet(40/79 Pages) TI1

40 / 79 page

54-BIT INSTRUCTION

TAS3208 instruction word

Contains two dummy bits in every instruction word of the EEPROM.

All TAS3208 tool compilers always ZERO to these dummy bits in the compile EEPROM image.

DUM

ALU First Stage

ALU Second Stage

Data Memory Load

Coefficient Memory Load

Memory Store

P1OP

P2OP

MOP1

AD1

MOP2

AD2

MOP3

AD3

54–55

53–49

48–42

41–37

36–27

23–14

26–24

9–0

13–10

54-BIT INSTRUCTION

New “Ext”-ended field

Extension bit designates offset of 1K to these

address references for LD/ST operations

Ext

ALU First Stage

ALU Second Stage

Data Memory Load

Coefficient Memory Load

Memory Store

P1OP

P2OP

MOP1

AD1

MOP2

AD2

MOP3

AD3

53–49

48–42

41–37

36–27

23–14

26–24

9–0

13–10

TAS3208

SLES201E

– JANUARY 2007 – REVISED MARCH 2011

www.ti.com

Figure 31. Instruction Word

As shown in Figure 32, the extension bit designates an offset of 1K to all three addresses in the instruction word.

However, it should be noted that both data and coefficient memory addresses above the 1K boundary are

reserved for housekeeping processing tasks. Any attempt to write to these addresses may corrupt the audio

output.

Figure 32. Instruction Word Extension Field

DSP Instruction Set

Please see the TASxxx Programmer

’s Guide for detailed information regarding programming of this device.

Submit Documentation Feedback

Product Folder Link(s): TAS3208

TAS3208IPZP Arkusz danych(PDF) 40 Page - Texas Instruments

TAS3208IPZP Arkusz danych(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Arkusz danych Pobierz

Link URL