CS8406-CS datasheet(35/43 Pages) CIRRUS

35 / 43 page

CS8406

DS580F1

APMS

Serial Audio Data Port Master/Slave Select (

Input) - APMS should be connected to VL to set serial

audio input port as a master or connected to GND to set the port as a slave.

HWCK0

HWCK1

OMCK Clock Ratio Select (

Input) - Selects the ratio of OMCK to the input sample rate (Fs). A pull-up to

VL or pull-down to GND is required to set the appropriate mode. See Table 4 on page 33.

TCBLD

Transmit Channel Status Block Direction (

Input) - Connect TCBLD to VL to set TCBL as an output.

Connect TCBLD to GND to set TCBL as an input.

TCBL

Transmit Channel Status Block Start (

Input/Output) - When operated as output, TCBL is high during

the first sub-frame of a transmitted channel status block, and low at all other times. When operated as

input, driving TCBL high for at least three OMCK clocks will cause the next transmitted sub-frame to be

the start of a channel status block.

CEN

C Bit Enable (

Input) - Determines how the channel status data bits are input. When CEN is low, hard-

ware mode A is selected, where the COPY/C, ORIG, EMPH and AUDIO pins are used to enter selected

channel status data. When CEN is high, hardware mode B is selected, where the COPY/C pin is used to

enter serial channel status data.

Validity Bit (

Input) - In hardware modes A and B, the V pin input determines the state of the validity bit

in the outgoing AES3 transmitted data. This pin is sampled on both edges of the ILRCK.

User Data Bit (

Input) - In hardware modes A and B, the U pin input determines the state of the user

data bit in the outgoing AES3 transmitted data. This pin is sampled on both edges of the ILRCK.

COPY/C

COPY Channel Status Bit/C Bit (Input) - In hardware mode A (CEN = 0), the COPY/C and ORIG pins

determine the state of the Copyright, Pro, and L Channel Status bits in the outgoing AES3 data stream,

see Table 2 on page 33. In hardware mode B, the COPY/C pin becomes the direct C bit input data pin,

which is sampled on both edges of LRCK.

EMPH

Pre-Emphasis Indicator (

Input) - In hardware mode A (CEN = 0), the EMPH pin low sets the 3 empha-

sis channel status bits to indicate 50/15

µs pre-emphasis of the transmitted audio data. If EMPH is high,

then the three EMPH channel status bits are set to 000, indicating no pre-emphasis.

AUDIO

Audio Channel Status Bit (

Input) - In hardware mode A (CEN = 0), the AUDIO pin determines the state

of the audio/non audio Channel Status bit in the outgoing AES3 data stream.

ORIG

ORIG Channel Status Bit Control (

Input) - In hardware mode A (CEN = 0), the ORIG and COPY/C

pins determine the state of the Copyright, Pro, and L Channel Status bits in the outgoing AES3 data

stream, see Table 2 on page 33.

TEST

Test Pins - These pins are unused inputs. It is recommended that these pins be tied to a supply (VL or

GND) to minimize leakage current. The CS8406 will operate correctly if these pins are left floating, how-

ever current consumption from VL will increase by 25

µA per TEST pin that is left floating.

CS8406-CS Arkusz danych(PDF) 35 Page - Cirrus Logic

CS8406-CS Arkusz danych(HTML) 35 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Arkusz danych Pobierz

Link URL