Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TUSB2136PM Arkusz danych(PDF) 31 Page - Texas Instruments

Numer części TUSB2136PM
Szczegółowy opis  UNIVERSAL SERIAL BUS KEYBOARD HUB CONTROLLER
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

TUSB2136PM Arkusz danych(HTML) 31 Page - Texas Instruments

Back Button TUSB2136PM Datasheet HTML 27Page - Texas Instruments TUSB2136PM Datasheet HTML 28Page - Texas Instruments TUSB2136PM Datasheet HTML 29Page - Texas Instruments TUSB2136PM Datasheet HTML 30Page - Texas Instruments TUSB2136PM Datasheet HTML 31Page - Texas Instruments TUSB2136PM Datasheet HTML 32Page - Texas Instruments TUSB2136PM Datasheet HTML 33Page - Texas Instruments TUSB2136PM Datasheet HTML 34Page - Texas Instruments TUSB2136PM Datasheet HTML 35Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 50 page
background image
2–19
Table 2–6. External Pins Mapping to S[3:0] in VIDSTA Register
VIDSTA REGISTER
PIN
COMMENTS
S[3:0]
NO.
NAME
COMMENTS
S0
58
P3.0
Dual function, P3.0 I/O or S0 input
S1
57
P3.1
Dual function, P3.1 I/O or S1 input
S2
8
S2
S2-pin is input
S3
9
S3
S3-pin is input
2.7
Function Reset and Power-Up Reset Interconnect
Figure 2–2 represents the logical connection of USB-function-reset (USBR) and power-up-reset (RST)-pins. The
internal RESET signal is generated from the RST pin (PURS signal) or from the USB-reset (USBR signal). The USBR
can be enabled or disabled by the FRSTE bit in the USBCTL register (on power up FRSTE = 0). The internal RESET
is used to reset all registers and logic, with the exception of the USBCTL and MISCTL registers. The USBCTL and
MCU configuration registers (MCNFG) are cleared by the PURS signal only.
WDT Reset
WDE
PURS
USBCTL Register
MCNFG Register
USB Function Reset
FRSTE
RESET
MCU
All Internal MMR
RST
USBR
Figure 2–2. Reset Diagram
2.8
Pullup Resistor Connect/Disconnect
After reading firmware into RAM the TUSB2136 can re-enumerate using the new firmware (no need to physically
disconnect and re-connect the cable). Figure 2–3 shows an equivalent circuit implementation for Connect and
Disconnect from a USB upstream port (also see Figure 4–4b). When the CONT bit in the USBCTL register is 1, the
CMOS driver sources VDD to the pullup resistor (PUR pin), presenting a normal connect condition to the USB hub
(high speed). When the CONT bit is 0, the PUR pin is driven low. In this state, the 1.5-k
Ω resistor is connected to GND,
resulting in device disconnection state. The PUR driver is a CMOS driver that can provide VDD–0.1 V minimum at
8 mA source current.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com