Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

M24SR16-Y Arkusz danych(PDF) 71 Page - STMicroelectronics

Numer części M24SR16-Y
Szczegółowy opis  Support of NDEF data structure
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24SR16-Y Arkusz danych(HTML) 71 Page - STMicroelectronics

Back Button M24SR16-Y Datasheet HTML 67Page - STMicroelectronics M24SR16-Y Datasheet HTML 68Page - STMicroelectronics M24SR16-Y Datasheet HTML 69Page - STMicroelectronics M24SR16-Y Datasheet HTML 70Page - STMicroelectronics M24SR16-Y Datasheet HTML 71Page - STMicroelectronics M24SR16-Y Datasheet HTML 72Page - STMicroelectronics M24SR16-Y Datasheet HTML 73Page - STMicroelectronics M24SR16-Y Datasheet HTML 74Page - STMicroelectronics M24SR16-Y Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 89 page
background image
DocID024755 Rev 8
71/89
M24SR16-Y
I2C DC and AC parameters
78
Table 79. I2C AC characteristics (1 MHz)
Test conditions specified in Table 74
(preliminary data based on design simulations)
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL
Clock frequency
0.05
1000
kHz
tCHCL (1)
1. tCHCL timeout.
tHIGH Clock pulse width high
260
-
ns
tCLCH (2)
2. tCLCH timeout.
tLOW
Clock pulse width low
500
-
ns
tXH1XH2
tR
Input signal rise time
(3)
3. There is no min. or max. value for the input signal rise and fall times. It is however recommended by the I²C
specification that the input signal rise and fall times be less than 120 ns when fC < 1 MHz.
(3)
ns
tXL1XL2
tF
Input signal fall time
(3)
(3)
ns
tDL1DL2
tF
SDA (out) fall time
20
120
ns
tDXCX
tSU:DAT Data in set up time
50
-
ns
tCLDX
tHD:DAT Data in hold time
0
-
ns
tCLQX
tDH
Data out hold time
100
-
ns
tCLQV (4)(5)
4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
rising edge of SDA.
5. tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach 0.8VCC in a
compatible way with the I2C specification (which specifies tSU:DAT (min) = 100 ns), assuming that the Rbus
× Cbus time constant is less than 500 ns (as specified in Figure 17).
tAA
Clock low to next data valid (access time)
-
450
ns
tCHDX (6)
6. For a reStart condition, or following a write cycle.
tSU:STA Start condition set up time
250
-
ns
tDLCL
tHD:STA Start condition hold time
250
-
ns
tCHDH
tSU:STO Stop condition set up time
250
-
ns
tDHDL
tBUF
Time between Stop condition and next Start
condition
500
-
ns
tW
tWR
I²C write time in one page
-
5
ms
I²C write time up to 246 bytes
-
150
ms
tNS (7)
7. Characterized only, not tested in production.
-
Pulse width ignored (input filter on SCL and
SDA)
-80
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com