STLED524 datasheet(21/72 Pages) STMICROELECTRONICS

21 / 72 page

DocID026217 Rev 1

21/72

STLED524

Detailed description

4.5

Description of registers

4.5.1

Software control register

When CLR1 is set to 1, pattern 1 is cleared, (dimming, slope and delay of all dots are set to

0) then it is set to 0 automatically.

When CLR2 is set to 1, pattern 2 is cleared, (dimming, slope and delay of all dots are set to

0) then it is set to 0 automatically.

If SWRST bit is set to 1, content of all registers is set to default values and SWRST bit is

cleared automatically.

If EN = 0, display is off

If EN = 1, display is on

4.5.2

Display control register

DISP1 and DISP2 bits define which pattern is displayed, see Table 18.

DISP bits can be written by SPI anytime, but the display change (from pattern 1 to pattern 2

or vice versa) is performed according to the following rules:

•

On next frame, if the display is on and scroll features are disabled (EN=1, SCRLEN=0).

•

If SCRLEN=1 and EN=1, scroll operation starts according to the scroll setup.

Table 16. Software control register

Software control

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Add = 00h

SWRST

CLR2

CLR1

Default

000

0000

Table 17. Display control register

Display control

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Add = 01h

----

DISP2

DISP1

Default

000

0000

Table 18. DISP bits

DISP2

DISP1

Displayed pattern

No pattern is displayed (blank screen)

Pattern 1 is displayed

Pattern 2 is displayed

No pattern is displayed (blank screen)

STLED524 Arkusz danych(PDF) 21 Page - STMicroelectronics

STLED524 Arkusz danych(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Arkusz danych Pobierz

Link URL