ST7LITE49K2 datasheet(52/245 Pages) STMICROELECTRONICS

52 / 245 page

Supply, reset and clock management

ST7LITE49K2

52/245

Bit 0 = AVDIE Voltage detector interrupt enable bit

This bit is set and cleared by software. It enables an interrupt to be generated when the

AVDF flag is set. The pending interrupt information is automatically cleared when

software enters the AVD interrupt routine.

0: AVD interrupt disabled

1: AVD interrupt enabled

7.5.4

AVD threshold selection register (AVDTHCR)

Reset value: 0000 0011 (003h)

Bits 7:5 = CK[2:0] internal RC prescaler selection

These bits are set by software and cleared by hardware after a reset. These bits select

the prescaler of the internal RC oscillator. See Figure 13: Clock management block

diagram on page 41 and Table 11.

If the internal RC is used with a supply operating range below 3.3 V, a division ratio of

at least 2 must be enabled in the RC prescaler.

Bits 4:2 = Reserved, must be cleared.

Bits 1:0 = AVD[1:0] AVD Threshold selection. These bits are used to select the AVD

threshold. They are set and cleared by software. They are set by hardware after a reset.

CK2

CK1

CK0

AVD1

AVD0

Read/write

Table 11.

Internal RC prescaler selection bits

CK2

CK1

CK0

fOSC

fRC/2

fRC/4

fRC/8

fRC/16

others

fRC

Table 12.

AVD threshold selection bits

AVD1

AVD0

Functionality

Low

Medium

High

AVD off

ST7LITE49K2 Arkusz danych(PDF) 52 Page - STMicroelectronics

ST7LITE49K2 Arkusz danych(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL