T48C862-R4 datasheet(60/107 Pages) ATMEL

60 / 107 page

T48C862-R4 [Preliminary]

4551C–4BMCU–01/04

Timer 3 – Mode 10:

Manchester

Demodulation/Pulse-width

Demodulation

For Manchester demodulation, the edge detection stage must be programmed to detect

each edge at the input. These edges are evaluated by the demodulator stage. The timer

stage is used to generate the shift clock for the SSI. The compare register 1 match

event defines the correct moment for shifting the state from the input T3I as the decoded

bit into shift register - after that the demodulator waits for the next edge to synchronize

the timer by a reset for the next bit. The compare register 2 can also be used to detect a

time-out error and handle it with an interrupt routine (see “Combination Mode 8:

Manchester Demodulation/Pulse-width Demodulation” on page 83).

Figure 59.

Manchester Demodulation

Timer 3 – Mode 11:

Biphase Demodulation

In the Biphase demodulation mode, the timer operates like in Manchester demodulation

mode. The difference is that the bits are decoded via a toggle flip-flop. This flip-flop sam-

ples the edge in the middle of the bitframe and the compare register 1 match event

shifts the toggle flip-flop output into shift register (see “Combination Mode 9: Biphase

Demodulation” on page 84).

Figure 60.

Biphase Demodulation

011

BIT 0

BIT 1

BIT 2

BIT 3

BIT 4

BIT 5

BIT 6

Synchronize

Manchester demodulation mode

Timer 3

mode

T3EX

SR-DATA

T3I

CM31=SCI

100

BIT 0

BIT 1

BIT 2

BIT 3

BIT 4

BIT 5

BIT 6

Synchronize

Biphase demodulation mode

Timer 3

mode

T3EX

Q1=SI

CM31=SCI

SR-DATA

T3I

Reset

Counter 3

T48C862-R4 Arkusz danych(PDF) 60 Page - ATMEL Corporation

T48C862-R4 Arkusz danych(HTML) 60 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL