CYUSB302X datasheet(4/34 Pages) CYPRESS

4 / 34 page

Document Number: 001-55190 Rev. *L

Page 4 of 34

CYUSB302x

Boot Options

SD3 can load boot images from various sources, selected by the

configuration of the PMODE pins. The boot options for the SD3

are as follows:

■ Boot from USB

■ Boot from I2C

■ Boot from eMMC on S0-Port

■ Boot from SPI

Reset

A reset is initiated by asserting the Reset# pin on SD3. The

specific reset sequence and timing requirements are detailed in

Figure 4 on page 18 and Table 14 on page 26. All I/Os are

tristated during a hard reset.

Clocking

SD3 allows either a crystal to be connected between the XTALIN

and XTALOUT pins or an external clock to be connected at the

CLKIN pin. The XTALIN, XTALOUT, CLKIN, and CLKIN_32 pins

can be left unconnected if not used.

Crystal frequency supported is 19.2 MHz, while the external

clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.

SD3 has an on-chip oscillator circuit that uses an external

19.2 MHz (±100 ppm) crystal (when the crystal option is used).

An appropriate load capacitance is required with a crystal. Refer

to the specification of the crystal used to determine the appro-

priate load capacitance. The FSLC[2:0] pins must be configured

appropriately to select the crystal option/clock frequency option.

The configuration options are shown in Table 3.

Clock inputs to SD3 must meet the phase noise and jitter

requirements specified in Table 4.

The input clock frequency is independent of the clock/data rate

of SD3 core or any of the device interfaces. The internal PLL

applies the appropriate clock multiply option depending on the

input frequency.

32-kHz Watchdog Timer Clock Input

SD3 includes a watchdog timer that can be used to interrupt the

core, automatically wake up SD3 in Standby mode, and reset the

core. The watchdog timer runs off a 32-kHz clock, which may

optionally be supplied from an external source on a dedicated

pin of SD3.

The watchdog timer can be disabled by firmware.

Requirements for the optional 32-kHZ clock input are listed in

Table 5.

Table 2. Booting Options for SD3

PMODE[2:0] [1]

Boot From

FF0

S0-Port: eMMC

On failure, USB boot enabled

FF1

USB Boot

FFF

I2C

On Failure, USB Boot is enabled

0FF

I2C only

0F1

SPI

On Failure, USB Boot is enabled

Table 3. Crystal/Clock Frequency Selection

FSLC[2]

FSLC[1]

FSLC[0]

Crystal/Clock

Frequency

19.2-MHz crystal

19.2-MHz input CLK

26-MHz input CLK

38.4-MHz input CLK

52-MHz input CLK

Table 4. Input Clock Specifications for SD3

Parameter

Description

Specification

Units

Min

Max

Phase noise

100-Hz offset

–

–75

1-kHz offset

–

–104

10-kHz offset

–

–120

100-kHz offset

–

–128

1-MHz offset

–

–130

Maximum frequency

deviation

–

150

ppm

Duty cycle

–

Overshoot

–

Undershoot

–

–3

Rise time/fall time

–

Table 5. 32-kHz Clock Input Requirements

Parameter

Min

Max

Units

Duty cycle

Frequency deviation

–

±200

ppm

Rise Time/fall Time

–

200

Note

1. F indicates Floating.

CYUSB302X Arkusz danych(PDF) 4 Page - Cypress Semiconductor

CYUSB302X Arkusz danych(HTML) 4 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Arkusz danych Pobierz

Link URL