STM32L010RB datasheet(17/89 Pages) STMICROELECTRONICS

17 / 89 page

DS12319 Rev 3

17/89

STM32L010RB

Functional overview

3.3

Arm® Cortex®-M0+ core

The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a

broad range of embedded applications. It offers significant benefits to developers, including:

•

a simple architecture that is easy to learn and program

•

ultra-low power, energy-efficient operation

•

excellent code density

•

deterministic, high-performance interrupt handling

•

upward compatibility with Cortex-M processor family

•

platform security robustness

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor

core, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional

energy efficiency through a small but powerful instruction set and extensively optimized

design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-

bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded Arm core, the STM32L010RB is compatible with all Arm tools and

software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L010RB embeds a nested vectored interrupt controller, able to

handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable nested vectored interrupt

controller (NVIC), to deliver industry-leading interrupt performance.

The NVIC includes a non-maskable interrupt (NMI) and provides zero jitter interrupt option

plus four interrupt priority levels.

The tight integration of the processor core and NVIC provides fast execution of interrupt

service routines (ISRs), reducing the interrupt latency. This is achieved through the

hardware stacking of registers, and the ability to abandon and restart load-multiple and

store-multiple operations. Interrupt handlers do not require any assembler wrapper code,

removing any code overhead from the ISRs. Tail-chaining optimization also significantly

reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates sleep modes, such as a deep-sleep

function that enables the entire device to enter rapidly Stop or Standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

GPIO

TIMx

Timer input channel and trigger

LPTIM1

Timer input channel and trigger

ADC

Conversion trigger

Table 4. STM32L010RB peripherals interconnect matrix (continued)

Interconnect

source

Inter-

connect

destination

Interconnect action

Run Sleep

Low-

power

run

Low-

power

sleep

Stop

STM32L010RB Arkusz danych(PDF) 17 Page - STMicroelectronics

STM32L010RB Arkusz danych(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Arkusz danych Pobierz

Link URL