WM8591GEDSSLASHRV datasheet(32/51 Pages) WOLFSON

Numer części	WM8591GEDS/RV

Szczegółowy opis	24-bit, 192kHz Stereo CODEC

PDF	51 Pages

Scroll/Zoom	100%

Producent	WOLFSON [Wolfson Microelectronics plc]

Strona internetowa	http://www.wolfsonmicro.com

Logo

32 / 51 page

WM8591

Production Data

PD Rev 4.0 December 2005

ADC/DAC SYNCHRONIZATION

The WM8591 has a range of features which can be configured to enhance the performance of the

ADC and DAC when operated simultaneously.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

ADCMCLKINV

ADCMCLK Polarity:

0: non-inverted

1: inverted

R11 (0Bh)

ADC Interface

Control

DACSYNCEN

Enable the DAC Synchronizer:

0: Disabled

1: Enabled

ADCSYNCEN

Enable the ADC Synchronizer:

0: Disabled

1: Enabled

ADCMCLK2DAC

Set both ADC and DAC to use ADCMCLK:

0: DAC uses DACMCLK

1: DAC uses ADCMCLK

ADCMCLKX2

Allows DAC synchronizer to synchronize to ADC operating at

2x DAC rate:

0: Disabled

1: Enabled

DACMCLKINV

DACMCLK Polarity:

0: non-inverted

1: inverted

DACMCLKX2

Allows ADC synchronizer to synchronize to DAC operating at

2x ADC rate:

0: Disabled

1: Enabled

R28 (1Ch)

0011100

ADC/DAC

Synchronization

DACMCLK2ADC

Set both DAC and ADC to use DACMCLK:

0: ADC uses ADCMCLK

1: ADC uses DACMCLK

WM8591GEDS/RV Arkusz danych(PDF) 32 Page - Wolfson Microelectronics plc

WM8591GEDS/RV Arkusz danych(HTML) 32 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Arkusz danych Pobierz

Link URL