SST26VF032B-104ISLASHSM datasheet(35/82 Pages) MICROCHIP

35 / 82 page

 2013-2022 Microchip Technology Inc. and its subsidiaries

DS20005218K-page 35

SST26VF032B/SST26VF032BA

5.33

Read Block Protection Register

(RBPR)

The Read Block Protection Register instruction outputs

the Block Protection register data which determines the

protection status. To execute a Read Block Protection

sends the Read Block Protection Register command

cycle (72H). A dummy cycle is required in SQI mode.

After the command cycle, the device outputs data on

the falling edge of the SCK signal starting with the most

significant bit(s), see Table 5-6 for definitions of each bit

in the Block Protection register. The RBPR command

does not wrap around. After all data has been output,

the device will output 0H until terminated by a low-to-

high transition on CE#. See Figure 5-36 and

Figure 5-37.

FIGURE 5-36:

READ BLOCK PROTECTION REGISTER SEQUENCE (SQI)

FIGURE 5-37:

READ BLOCK PROTECTION REGISTER SEQUENCE (SPI)

Note:

MSN = Most Significant Nibble, LSN = Least Significant Nibble

Block Protection Register (BPR), m = 79 for SST26VF032B/032BA, C[1:0]=72H

MODE 3

SCK

SIO[3:0]

CE#

C1 C0

H0 L0

MSN LSN

H1 L1

H2 L2

H3 L3

H4 L4

HN LN

BPR [m:m-7]

BPR [7:0]

CE#

SIO0

SCK

012345678

32 33

MODE 3

MODE 0

15 16

72H

SIO

OP Code

Data Byte 0

Data Byte 1

Data Byte 2

Data Byte N

SST26VF032B-104I/SM Arkusz danych(PDF) 35 Page - Microchip Technology

SST26VF032B-104I/SM Arkusz danych(HTML) 35 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Arkusz danych Pobierz

Link URL