PIC12F683_07 datasheet(32/176 Pages) MICROCHIP

32 / 176 page

PIC12F683

DS41211D-page 30

FIGURE 3-9:

FSCM TIMING DIAGRAM

TABLE 3-2:

SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

POR, BOR

Value on

all other

Resets(1)

CONFIG(2)

CPD

MCLRE

PWRTE

WDTE

FOSC2

FOSC1

FOSC0

—

INTCON

GIE

PEIE

T0IE

INTE

GPIE

T0IF

INTF

GPIF

0000 0000

0000 000x

OSCCON

—

IRCF2

IRCF1

IRCF0

OSTS

HTS

LTS

SCS

-110 x000

OSCTUNE

—

TUN4

TUN3

TUN2

TUN1

TUN0

---0 0000

---u uuuu

PIE1

EEIE

ADIE

CCP1IE

—

CMIE

OSFIE

TMR2IE

TMR1IE

000- 0000

PIR1

EEIF

ADIF

CCP1IF

—

CMIF

OSFIF

TMR2IF

TMR1IF

000- 0000

Legend:

= unknown, u = unchanged, – = unimplemented locations read as ‘0’. Shaded cells are not used by oscillators.

Note

Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

See Configuration Word register (Register 12-1) for operation of all register bits.

OSCFIF

System

Clock

Output

Sample Clock

Failure

Detected

Oscillator

Failure

Note:

The system clock is normally at a much higher frequency than the sample clock. The relative frequencies in

this example have been chosen for clarity.

(Q)

Test

Clock Monitor Output

PIC12F683 Arkusz danych(PDF) 32 Page - Microchip Technology

PIC12F683 Arkusz danych(HTML) 32 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL