 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
S25FL256SDPNFAQ Arkusz danych(PDF) 134 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
S25FL256SDPNFAQ Arkusz danych(HTML) 134 Page - Cypress Semiconductor |
|
|
134 / 149 page  Document Number: 001-98283 Rev. *M Page 133 of 148 S25FL128S/S25FL256S 1Dh 01h Latency Code for this row (01b) 1Eh 00h Read Fast DDR mode cycles 1Fh 06h Read Fast DDR latency cycles 20h 00h DDR Dual I/O Read mode cycles 21h 07h DDR Dual I/O Read latency cycles 22h 01h Read DDR Quad I/O mode cycles 23h 07h Read DDR Quad I/O latency cycles 24h 42h Start of row 5, SCK frequency limit for this row (66 MHz) 25h 02h Latency Code for this row (10b) 26h 00h Read Fast DDR mode cycles 27h 07h Read Fast DDR latency cycles 28h 00h DDR Dual I/O Read mode cycles 29h 08h DDR Dual I/O Read latency cycles 2Ah 01h Read DDR Quad I/O mode cycles 2Bh 08h Read DDR Quad I/O latency cycles Table 68. CFI Alternate Vendor-Specific Extended Query Parameter 90h - EHPLC (SDR) Parameter Relative Byte Address Offset Data Description 00h 90h Parameter ID (Latency Code Table) 01h 56h Parameter Length (The number of following bytes in this parameter. Adding this value to the current location value +1 = the first byte of the next parameter) 02h 06h Number of rows 03h 0Eh Row length in bytes 04h 46h Start of header (row 1), ASCII “F” for frequency column header 05h 43h ASCII “C” for Code column header 06h 03h Read 3-byte address instruction 07h 13h Read 4-byte address instruction 08h 0Bh Read Fast 3-byte address instruction 09h 0Ch Read Fast 4-byte address instruction 0Ah 3Bh Read Dual Out 3-byte address instruction 0Bh 3Ch Read Dual Out 4-byte address instruction 0Ch 6Bh Read Quad Out 3-byte address instruction 0Dh 6Ch Read Quad Out 4-byte address instruction 0Eh BBh Dual I/O Read 3-byte address instruction 0Fh BCh Dual I/O Read 4-byte address instruction 10h EBh Quad I/O Read 3-byte address instruction 11h ECh Quad I/O Read 4-byte address instruction 12h 32h Start of row 2, SCK frequency limit for this row (50 MHz) 13h 03h Latency Code for this row (11b) 14h 00h Read mode cycles 15h 00h Read latency cycles Table 67. CFI Alternate Vendor-Specific Extended Query Parameter 9Ah - HPLC DDR (Continued) Parameter Relative Byte Address Offset Data Description |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
