STA382BWSTR datasheet(66/172 Pages) STMICROELECTRONICS

66 / 172 page

STA382BWS

66/172

Doc ID 022784 Rev 1

6.17.3

PWM speed mode

6.17.4

Zero-crossing enable

The ZCE bit enables zero-crossing adjustment. When volume is adjusted on digital zero-

crossing, no clicks are audible

6.18

Configuration register F (addr 0x16)

6.18.1

Invalid input detect mute enable

Setting the IDE bit enables this function, which looks at the input I2S data and automatically

mutes if the signals are perceived as invalid.

6.18.2

Binary output mode clock loss detection

This bit detects loss of input MCLK in binary mode and will output 50% duty cycle.

Table 46.

PWM speed mode

Bit

R/W

RST

Name

Description

4R/W

PWMS

0: Normal speed (384 kHz) all channels

1: Odd speed (341.3 kHz) all channels. Not suitable for

binary BTL mode.

Table 47.

Zero-crossing enable

Bit

R/W

RST

Name

Description

6R/W

ZCE

‘1’: Volume adjustment only occurs at digital zero-crossing

‘0’: Volume adjustment occur immediately

EAPD

PWDN

ECLE

LDTE

BCLE

IDE

Reserved

Table 48.

Invalid input detect mute enable

Bit

R/W

RST

Name

Description

2R/W

IDE

Setting of 1 enables the automatic invalid input

detect mute

Table 49.

Binary output mode clock loss detection

Bit

R/W

RST

Name

Description

R/W

BCLE

Binary output mode clock loss detection enable

Obsolete

Product(s)

- Obsolete

Product(s)

STA382BWSTR Arkusz danych(PDF) 66 Page - STMicroelectronics

STA382BWSTR Arkusz danych(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL