ST40RA datasheet(79/94 Pages) STMICROELECTRONICS

79 / 94 page

A Interconnect architecture

ST40RA

79/94

STMicroelectronics

ADCS 7260755H

A.1

Arbitration schemes

A.1.1

PCI arbiter: (CPU, GPDMA, PCI, EMPI)

The default configuration (after reset) for fixed priority mode has to be in the following priority order:

CPU buffer,

EMPI,

GPDMA,

PCI (PCI master request, although not expected, get served to avoid deadlock).

The priority orders have to be programmable and the latency checking algorithm can be enabled for

GPDMA, PCI, EMPI.

A.1.2

EMI arbiter: (CPU buffer, GPDMA, PCI, EMPI)

The default configuration (after reset) for fixed priority mode has to be in the following priority order:

CPU buffer,

PCI,

EMPI,

GPDMA.

The priority order have to be programmable and the latency checking algorithm can be enabled for

GPDMA, PCI, EMPI.

A.1.3

LMI 1 arbiter: (CPU, GPDMA, PCI, EMPI)

The default configuration (after reset) as to be to work fixed priority mode in the following priority

order:

CPU,

GPDMA and PCI buffer.

The priority orders have to be programmable and the latency checking algorithm can be enabled for

GPDMA, PCI, EMPI.

A.1.4

PER arbiter: (CPU, GPDMA, PCI, EMPI)

The default configuration (after reset) as to be to work fixed priority mode in the following priority

order:

CPU buffer,

PCI,

EMPI,

GPDMA.

The priority order have to be programmable and the latency checking algorithm can be enabled for

GPDMA, PCI, EMPI.

ST40RA Arkusz danych(PDF) 79 Page - STMicroelectronics

ST40RA Arkusz danych(HTML) 79 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Arkusz danych Pobierz

Link URL