Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AS3525 Arkusz danych(PDF) 91 Page - ams AG

Numer części AS3525
Szczegółowy opis  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AMSCO [ams AG]
Strona internetowa  http://www.ams.com
Logo AMSCO - ams AG

AS3525 Arkusz danych(HTML) 91 Page - ams AG

Back Button AS3525 Datasheet HTML 87Page - ams AG AS3525 Datasheet HTML 88Page - ams AG AS3525 Datasheet HTML 89Page - ams AG AS3525 Datasheet HTML 90Page - ams AG AS3525 Datasheet HTML 91Page - ams AG AS3525 Datasheet HTML 92Page - ams AG AS3525 Datasheet HTML 93Page - ams AG AS3525 Datasheet HTML 94Page - ams AG AS3525 Datasheet HTML 95Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
91
- 194
7.3.12.5 DIN register
With the dinStrobe, data are written to the DIN register. This gives a simple mechanism, in which for example the status data can be read from a
LCD display interface.
To do a data read, first the START READ (strd) bit is programmed into the control register. With START READ, the control signal generator starts
to generate one cycle with the according control signals. Data are strobed by the programmed strobe time into the din register. After the cycle is
completed the HW resets the strd bit to 0. With set of the strd bit, the rd_data_valid bit is also reseted.
The SW just has to poll the rd_data_valid bit, when the bit gets set the input data can be read from the din register. After read cycle, the control
signal generator returns to the quiescent state.
Following timing diagram shows an example of three read cycles.
Figure 37 DBOP read cycle example
D0
D1
D2
xx
C0 (= read_n)
Data input
Read strobe
Read cycle 0
Read cycle 1
Read cycle 2
D0
D1
D2
DIN register
strd
rd_data_valid
Note: Be aware that the read cycle should only be activated when there is no active write cycle (FiFo is empty). Otherwise the results of such action
get unpredictable.
For any read cycle, the write enable bit must be set to 0 (write disabled).
start read
(strd)
write enable
(wen)
FiFo empty
Status
DBOP function
0
0
0
quiescent
0
0
1
quiescent
0
1
0
valid write
0
1
1
quiescent
1
0
0
valid read
1
0
1
valid read
1
1
0
valid write
1
1
1
quiescent
7.3.12.6 Interrupt Generator
Depending on the FiFo Status, an interrupt request can be generated. The conditions that cause an interrupt are set within the control register.
The interrupt output DBOPIRQ is active high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com