Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AS3525 Arkusz danych(PDF) 55 Page - ams AG

Numer części AS3525
Szczegółowy opis  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AMSCO [ams AG]
Strona internetowa  http://www.ams.com
Logo AMSCO - ams AG

AS3525 Arkusz danych(HTML) 55 Page - ams AG

Back Button AS3525 Datasheet HTML 51Page - ams AG AS3525 Datasheet HTML 52Page - ams AG AS3525 Datasheet HTML 53Page - ams AG AS3525 Datasheet HTML 54Page - ams AG AS3525 Datasheet HTML 55Page - ams AG AS3525 Datasheet HTML 56Page - ams AG AS3525 Datasheet HTML 57Page - ams AG AS3525 Datasheet HTML 58Page - ams AG AS3525 Datasheet HTML 59Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
55
- 194
GPIO interrupt clear register
Table 37 GPIO interrupt clear register
Name
Base
Default
GPIO1_IC
GPIO2_IC
GPIO3_IC
GPIO4_IC
AS3525_GPIO1_BASE
AS3525_GPIO2_BASE
AS3525_GPIO3_BASE
AS3525_GPIO4_BASE
0xC80B0000
0xC80C0000
0xC80D0000
0xC80E0000
GPIO interrupt clear register
Offset: 0x41C
Setting a bit to HIGH in this register clears the corresponding interrupt edge detection
logic register. Setting a bit to LOW in this register has no effect. This register is write-
only. All bits are cleared by a reset.
Bit
Bit Name
Default
Access
Bit Description
7:0
GPIO interrupt clear
register
00000000
W
0: has no effect.
1: clears edge detection logic.
GPIO mode control select register
Table 38 GPIO2, GPIO3 mode control select register
Name
Base
Default
GPIO2_AFSEL
GPIO3_AFSEL
AS3525_GPIO2_BASE
AS3525_GPIO3_BASE
0xC80C0000
0xC80D0000
GPIO mode control select register
Offset: 0x420
Setting a bit to HIGH in this register selects DBOP control for the corresponding
PrimeCell GPIO line. All bits are cleared by a reset.
Bit
Bit Name
Default
Access
Bit Description
7:0
GPIO mode control
select register
00000000
RW
0: enables software control mode on corresponding pin.
Bits 1: enables DBOP control mode on corresponding pin.
Table 39 GPIO1, GPIO4 mode control select register
Name
Base
Default
GPIO1_AFSEL
GPIO4_AFSEL
AS3525_GPIO1_BASE
AS3525_GPIO4_BASE
0xC80B0000
0xC80E0000
GPIO mode control select register
Offset: 0x420
Not used. If bit set to HIGH, the corresponding pin will be set to 1.
Bit
Bit Name
Default
Access
Bit Description
7:0
GPIO mode control
select register
00000000
RW
Bits 0: enables software control mode on corresponding pin.
Bits 1: corresponding pins set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com