S3C7335 datasheet(7/41 Pages) SAMSUNG

7 / 41 page

S3C7335/P7335

PRODUCT OVERVIEW

1-7

Table 1-1. S3C7335 Pin Descriptions (Continued)

Pin Name

Type

Description

Number

Reset

Value

Circuit

Type

P11.0

P11.1

P11.2

P11.3

1-bit or 4-bit output port.

Alternatively used for LCD segment output.

SEG16

SEG17

SEG18

SEG19

Output

H-28

P12.0

P12.1

P12.2

P12.3

1-bit or 4-bit output port.

Alternatively used for LCD segment output.

SEG20

SEG21

SEG22

SEG23

Output

H-28

P13.0

P13.1

P13.2

P13.3

1-bit or 4-bit output port.

Alternatively used for LCD segment output.

SEG24

SEG25

SEG26

SEG27

Output

H-28

COM0-

COM3

Common signal output for LCD display

24-27

–

Output

BIAS

LCD power control

–

Input

–

LC0

LC1

LC2

LCD power supply.

Voltage dividing resistors are assignable by

software

–

Input

–

DD0

–

Main power supply

–

SS0

–

Main Ground

–

RESET

System reset pin

–

Input

OUT

–

Crystal, or ceramic oscillator pin for main system

clock. (For external clock input, use X

IN and input

IN’s reverse phase to XOUT)

–

OUT

–

Crystal oscillator pin for subsystem clock. (For

external clock input, use XT

IN and input XTIN’s

reverse phase to XT

OUT)

–

TEST

Test signal input (must be connected to V

SS for

normal operation)

–

Input pin for checking device power.

Normal operation is high level and PLL/IFC

operation is stopped at low level.

–

Input

B-5

VCOFM

VCOAM

External VCOFM/AM signal inputs.

–

Input

B-4

PLL’s phase error output

–

Output

A-2

FMIF

AMIF

FM/AM intermediate frequency signal inputs.

Input

–

B-4

DD1

–

PLL/IFC power supply

–

SS1

–

PLL/IFC ground

–

S3C7335 Arkusz danych(PDF) 7 Page - Samsung semiconductor

S3C7335 Arkusz danych(HTML) 7 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Arkusz danych Pobierz

Link URL