Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TMS320VC33 Arkusz danych(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Numer części TMS320VC33
Szczegółowy opis  DIGITAL SIGNAL PROCESSOR
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC33 Arkusz danych(HTML) 7 Page - Texas Instruments

Back Button TMS320VC33 Datasheet HTML 3Page - Texas Instruments TMS320VC33 Datasheet HTML 4Page - Texas Instruments TMS320VC33 Datasheet HTML 5Page - Texas Instruments TMS320VC33 Datasheet HTML 6Page - Texas Instruments TMS320VC33 Datasheet HTML 7Page - Texas Instruments TMS320VC33 Datasheet HTML 8Page - Texas Instruments TMS320VC33 Datasheet HTML 9Page - Texas Instruments TMS320VC33 Datasheet HTML 10Page - Texas Instruments TMS320VC33 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 58 page
background image
TMS320VC33
DIGITAL SIGNAL PROCESSOR
SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004
7
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
Terminal Functions (Continued)
TERMINAL
TYPE
DESCRIPTION
CONDITIONS
WHEN
NAME
QTY
TYPE
DESCRIPTION
WHEN
SIGNAL IS Z TYPE
TIMER SIGNALS
TCLK0
1
I/O/Z
Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As
an output, TCLK0 outputs pulses generated by timer 0.
S
R
TCLK1
1
I/O/Z
Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As
an output, TCLK1 outputs pulses generated by timer 1.
S
R
SUPPLY AND OSCILLATOR SIGNALS
H1
1
O/Z
External H1 clock
S
H3
1
O/Z
External H3 clock
S
CVDD
8
I
+VDD. Dedicated 1.8-V power supply for the core CPU. All must be connected to
a common supply plane.§
DVDD
16
I
+VDD. Dedicated 3.3-V power supply for the I/O pins. All must be connected to a
common supply plane.§
VSS
18
I
Ground. All grounds must be connected to a common ground plane.
PLLVDD
1
I
Internally isolated PLL supply. Connect to CVDD (1.8 V)
PLLVSS
1
I
Internally isolated PLL ground. Connect to VSS
EXTCLK
1
I
External clock. Logic level compatible clock input. If the XIN/XOUT oscillator is
used, tie this pin to ground.
XOUT
1
O
Clock out. Output from the internal-crystal oscillator. If a crystal is not used, XOUT
should be left unconnected.
XIN
1
I
Clock in. Internal-oscillator input from a crystal. If EXTCLK is used, tie this pin to
ground.
CLKMD0,
CLKMD1
2
I
Clock mode select pins
RSV0 -- RSV1
2
I
Reserved. Use individual pullups to DVDD.
JTAG EMULATION
EMU1--EMU0
2
I/O
Emulation pins 0 and 1, use individual pullups to DVDD
TDI
1
I
Test data input
TDO
1
O
Test data output
TCK
1
I
Test clock
TMS
1
I
Test mode select
TRST
1
I
Test reset
I = input, O = output, Z = high-impedance state
S=SHZ active, H = HOLD active, R = RESET active
§ Recommended decoupling. Four 0.1 μFfor CVDD and eight 0.1 μFfor DVDD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com