TMS320VC33 datasheet(18/58 Pages) TI

18 / 58 page

TMS320VC33

DIGITAL SIGNAL PROCESSOR

SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251--1443

example 2 (continued)

Table 4. MUX Select (Bus Control Register Bits 4 and 3)

BIT 4

BIT 3

RESULTS

Ignore internal wait counter and use only external READY

Use only internal wait counter and ignore ready pin

Logically AND internal wait counter with ready pin

Logically OR internal wait counter with ready pin (reset default)

posted writes

External writes are effectively “posted” to the bus, which then acts like an output latch until the write completes.

Therefore, if the application code is executing internally, it can perform a very slow external write with no penalty

since the bus acts like it has a one-level-deep write FIFO.

data bus I/O buffer

The circuit shown in Figure 9 is incorporated into each data pin to lightly “hold” the last driven value on the data

bus pins when the DSP or an external device is not actively driving the bus. Each bus keeper is built from a

three-state driver with nominal 15 kΩ output resistance which is fed back to the input in a positive feedback

configuration. The resistance isolated driver then pulls the output in one direction or the other keeping the last

driven value. This circuit is enabled in all functional modes and is only disabled when SHZ is pulled low.

30 Ω

15 kΩ

SHZ

Bus keeper

Internal

Data Bus

R/W

External Data

Bus Pin

Figure 9. Bus Keeper Circuit

For an external device to change the state of these pins, it must be able to drive a small DC current until the

driver threshold is crossed. At the crossover point, the driver changes state, agreeing with the external driver

and assisting the change. The voltage threshold of the bus keeper is approximately at 50% of the DVDD supply

voltage. The typical output impedance of 30 Ω for all TMS320VC33 I/O pins is easily capable of meeting this

requirement.

bootloader operation

When MCBL/MP = 1, an internal ROM is decoded into the address range of 0x000000--0x000FFF. Therefore,

when reset occurs, execution begins within the internal ROM program and vector space. No external activity

will be evident until one of the boot options is enabled. These options are enabled by pulling an external interrupt

pin low, which the boot-load software then detects, causing a particular routine to be executed (see Table 5).

TMS320VC33 Arkusz danych(PDF) 18 Page - Texas Instruments

TMS320VC33 Arkusz danych(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Arkusz danych Pobierz

Link URL