MCP4441 datasheet(14/100 Pages) MICROCHIP

14 / 100 page

MCP444X/446X

DS22265A-page 14

FIGURE 1-3:

I2C Bus Data Timing.

100

101

103

106

107

109

110

102

SCL

SDA

Out

TABLE 1-3:

I2C BUS DATA REQUIREMENTS (SLAVE MODE)

I2C AC Characteristics

Standard Operating Conditions (unless otherwise specified)

Operating Temperature

–40

°C ≤ TA ≤ +125°C (Extended)

Operating Voltage VDD range is described in AC/DC characteristics

Param.

No.

Sym

Characteristic

Min

Max

Units

Conditions

100

THIGH

Clock high time

100 kHz mode

4000

—

1.8V-5.5V

400 kHz mode

600

—

2.7V-5.5V

1.7 MHz mode

120

4.5V-5.5V

3.4 MHz mode

—

4.5V-5.5V

101

TLOW

Clock low time

100 kHz mode

4700

—

1.8V-5.5V

400 kHz mode

1300

—

2.7V-5.5V

1.7 MHz mode

320

4.5V-5.5V

3.4 MHz mode

160

—

4.5V-5.5V

Note 1:

As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region

(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the

requirement tSU;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not

stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,

it must output the next data bit to the SDA line

TR max.+tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before

the SCL line is released.

The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between VIH

and VIL of the falling edge of the SCL signal. This specification is not a part of the I2C specification, but

must be tested in order to ensure that the output data will meet the setup and hold specifications for the

receiving device.

Use Cb in pF for the calculations.

Not Tested.

A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do

not unintentionally create a Start or Stop condition.

Ensured by the TAA 3.4 MHz specification test.

MCP4441 Arkusz danych(PDF) 14 Page - Microchip Technology

MCP4441 Arkusz danych(HTML) 14 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Arkusz danych Pobierz

Link URL