Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

MPC8548ECPXATHC Arkusz danych(PDF) 71 Page - Freescale Semiconductor, Inc

Numer części MPC8548ECPXATHC
Szczegółowy opis  Integrated Processor Hardware Specifications
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FREESCALE [Freescale Semiconductor, Inc]
Strona internetowa  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8548ECPXATHC Arkusz danych(HTML) 71 Page - Freescale Semiconductor, Inc

Back Button MPC8548ECPXATHC Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC8548ECPXATHC Datasheet HTML 75Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 151 page
background image
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9
Freescale Semiconductor
71
High-Speed Serial Interfaces (HSSI)
to AC-coupling. Its value could be ranged from 140
to 240 depending on the clock driver vendor’s
requirement. R2 is used together with the SerDes reference clock receiver’s 50-
 termination resistor to
attenuate the LVPECL output’s differential peak level such that it meets the SerDes reference clock’s
differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the
LVPECL output’s differential peak is 900 mV and the desired SerDes reference clock input amplitude is
selected as 600 mV, the attenuation factor is 0.67, which requires R2 = 25
Consult a clock driver chip
manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.
Figure 45. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)
Figure 46 shows the SerDes reference clock connection reference circuits for a single-ended clock driver.
It assumes the DC levels of the clock driver are compatible with the SerDes reference clock input’s DC
requirement.
Figure 46. Single-Ended Connection (Reference Only)
SD_REF_CLK
SD_REF_CLK
Clock Driver
100
Differential PWB Trace
SerDes Refer.
CLK Receiver
Clock Driver
CLK_Out
CLK_Out
LVPECL CLK Driver Chip
R2
R2
MPC8548E
10 nF
10 nF
CLK_Out
CLK_Out
R2
R2
R1
Clock Driver
50
50
R1
SD_REF_CLK
SD_REF_CLK
100
Differential PWB Trace
Clock Driver
CLK_Out
Single-Ended CLK
Driver Chip
MPC8548E
33
Total 50
Assume clock driver’s
output impedance is about 16

50

SerDes Refer.
CLK Receiver
50
50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com