| Zakładka z wyszukiwarką danych komponentów |
|
AM79C970A Arkusz danych(PDF) 44 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C970A Arkusz danych(HTML) 44 Page - Advanced Micro Devices |
|
44 / 219 page ![]() AMD P R E L I M I N A R Y 44 Am79C970A The following figure shows two non-burst read transac- tions. The first transaction has zero wait states. In the second transaction, the target extends the cycle by as- serting TRDY one clock later. 19436A-16 FRAME CLK AD IRDY TRDY C/ BE DEVSEL REQ GNT PAR DEVSEL is sampled ADDR 0110 PAR 1 2345678 10 9 11 DATA ADDR DATA PAR PAR PAR 0000 0110 0000 Figure 13. Non-Burst Read Transfer Basic Burst Read Transfer The PCnet-PCI II controller supports burst mode for all bus master read operations. The burst mode must be enabled by setting BREADE (BCR18, bit 6). To allow burst transfers in descriptor read operations, the PCnet-PCI II controller must also be programmed to use SWSTYLE THREE (BCR20, bits 7–0). All burst read accesses to the initialization block and descriptor ring are of the PCI command type Memory Read (type 6). Burst read accesses to the transmit buffer typically are longer than two data phases. When MEMCMD (BCR18, bit 9) is cleared to ZERO, all burst read accesses to the transmit buffer are of the PCI command type Memory Read Line (type 14). When MEMCMD (BCR18, bit 9) is set to ONE, all burst read accesses to the transmit buffer are of the PCI command type Memory Read Multiple (type 12). AD[1:0] will both be ZERO during the address phase indicating a linear burst order. Note that during a burst read operation, all byte lanes will always be active. The PCnet-PCI II controller will internally discard unneeded bytes. The PCnet-PCI II controller will always perform only a single burst read transaction per bus mastership period, where transaction is defined as one address phase and one or multiple data phases. The PCnet-PCI II controller supports zero wait state read cycles. It asserts IRDY im- mediately after the address phase and at the same time starts sampling DEVSEL. FRAME is deasserted when the next to last data phase is completed. |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |