AM79C970A datasheet(98/219 Pages) AMD

98 / 219 page

AMD

P R E L I M I N A R Y

Am79C970A

Table 14. IEEE 1149.1 Supported Instruction Summary

Instruction Name

Instruction Code

Description

Mode

Selected Data Register

EXTEST

0000

External Test

Test

BSR

IDCODE

0001

ID Code Inspection

Normal

ID REG

SAMPLE

0010

Sample Boundary

Normal

BSR

TRIBYP

0011

Force Float

Normal

Bypass

SETBYP

0100

Control Boundary To 1/0

Test

Bypass

BYPASS

1111

Bypass Scan

Normal

Bypass

Instruction Register and Decoding Logic

After the TAP FSM is reset, the IDCODE instruction is

always invoked. The decoding logic gives signals to

control the data flow in the Data registers according to

the current instruction.

Boundary Scan Register

Each Boundary Scan Register (BSR) cell has two

stages. A flip-flop and a latch are used for the Serial Shift

Stage and the Parallel Output Stage, respectively.

There are four possible operation modes in the

BSR cell:

Table 15. Boundary Scan Register Mode

Of Operation

Capture

Shift

Update

System Function

Other Data Registers

1. Bypass Register (1 bit)

2. Device ID register (32 bits)

Table 16. Device ID Register

Bits 31–28

Version

Bits 27–12

Part Number (0010 0100 0011 XXXX)

Bits 11–1

Manufacturer ID. The 11 bit

manufacturer ID cod for AMD is

00000000001 in accordance with

JEDEC publication 106-A.

Bit 0

Always a logic 1

Note that the content of the Device ID register is the

same as the content of CSR88.

AM79C970A Arkusz danych(PDF) 98 Page - Advanced Micro Devices

AM79C970A Arkusz danych(HTML) 98 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL