AM85C30 datasheet(13/194 Pages) AMD

13 / 194 page

General Information

AMD

1–5

1.3

BLOCK DIAGRAM

Figure 1–1 depicts the block diagram of the Am8530H and Figure 1–2 the block diagram

of the Am85C30. Data being received enters the receive data pins and follows one of

several data paths, depending on the state of the control logic. The contents of the regis-

ters and the state of the external control pins establish the internal control logic. Transmit-

ted data follows a similar pattern of control, register, and external pin definition.

Baud

Rate

Gen

Channel

Ch A

Reg

Int

Cont

Logic

Discrete

Control and

Status A

Discrete

Control and

Status B

Channel

Bus

I/O

Ch B

Reg

Int

Cont

Logic

Baud

Rate

Gen

Serial

Data

Wait/Request

SYNC

Channel Clocks

Modem, DMA,

Other Controls

Modem, DMA,

Other Controls

Serial

Data

Wait/ Request

SYNC

Channel Clocks

Internal Bus

Int

Cont

Lines

Cont

Data

07513C-001A

Figure 1–1. Am8530H Block Diagram

CPU

Bus I/O

Internal

Control

Logic

Interrupt

Control

Logic

Channel A

Registers

Channel B

Registers

Baud

Rate

Generator

10 x 19-Bit

Frame

Status

FIFO

Transmitter/

Receiver

Control

Logic

TxDA

RxDA

RTxCA

TRxCA

SYNCA

RTSA

CTSA

DCDA

Channel B

TxDB

RxDB

RTxCB

SYNCB

RTSB

CTSB

DCDB

TRxCB

Channel A

Data

Control

Interrupt

Control

Lines

Internal Bus

+5 V GND PCLK

10216A-001A

Figure 1–2. Am85C30 Block Diagram

AM85C30 Arkusz danych(PDF) 13 Page - Advanced Micro Devices

AM85C30 Arkusz danych(HTML) 13 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL